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There has been considerable interest in bottom-up integration of one-
dimensional semiconductor nanowires for their applications in the future such as 
logic, memory, and sensor circuits. Recently, owing to the complete compatibility 
of semiconductor nanowires with conventional silicon-based integrated-circuit 
technology, semiconductor nanowires have been intensively studied to fabricate and 
investigate the performance of novel field-effect-transistors (FETs). Among the 
attractive advantages of bottom-up grown semiconductor nanowires in their 
physical properties and potential, the ability to predict and control the chemical 
composition and electronic doping level of semiconductor nanowires is a key 
feature for nanoscale device applications, using well-known knowledge obtained 
from planar silicon technology. 
As the first step to apply this nanowire device to complementary metal-
oxide semiconductor (CMOS) integrated technology in the future, there are several 
issues to be solved. In this thesis, we will focus on a CMOS-compatible catalyst, 
new doping method, and synthesis of SiGe nanowire. We first present the concept 
and definition of nanotechnology and a low-dimensional nanowire building block. 
Secondly, a CMOS-compatible aluminum (Al) catalyst and vapor-liquid-solid 
mechanism for nanowire growth will be presented. By using an Al catalyst, Si 
nanowires are demonstrated for the first time and nanowire properties are studied 
with scanning electron microscopy (SEM), Auger emission spectroscopy (AES), 
and transmission electron microscopy (TEM) analysis. The results show that the Si 
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nanowires are single-crystalline Si nanowires and the Al catalyst can be selectively 
removed by using a chemical etchant such as diluted hydrofluoric acid (DHF). As a 
result, a metal-free Si nanowire can be obtained. We strongly expect that the Al 
catalyst could be a potential candidate to exchange the Au catalyst for future 
nanoelectronics and the Al catalyst will contribute to the fabrication of fully 
CMOS-compatible nanowire devices.  
To study a new doping method for nanowires, several nanowire doping 
methods are introduced and compared. To overcome present problems and improve 
doping controllability, post-synthesis plasma doping is suggested and described. It 
is expected that the post-synthesis plasma doping is a suitable doping method for 
nanowires because this method does not disturb the vapor-liquid-solid (VLS) 
mechanism and provides excellent doping controllability. 
To broaden the applications of nanowires, a SiGe nanowire using an Au 
catalyst is presented. The properties of SiGe nanowires are studied and it is found 
that both the material and orientation of the substrate affect Ge concentration and 
the growth rate of SiGe nanowires. The SiGe nanowires grown on the Ge (111) 
substrate showed the highest growth rate and Ge concentration of the SiGe 
nanowires, meaning that the unnecessary SiGe layer can be suppressed on SiGe 
nanowires. We believe that these studies will play a critical role and open a new 
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For the past several decades, scaling down in silicon integrated circuits has 
progressed steadily on an exponential scale and the microelectronics industry has 
demonstrated an outstanding trend in device shrinking, which has produced smaller 
and faster electronics and computing systems. It is worth pointing out that the word 
“nanotechnology” has become very popular recently and is used to describe many 
types of research where the characteristic dimensions are less than about 1,000 
nanometers. For instance, continued improvements in lithography have resulted in 
line widths that are less than one micron. This work is often called “nanotechnology” 
as can be seen in Fig. 1.1 [1]. Sub-micron lithography is clearly very valuable but it is 
equally clear that conventional lithography will not let us build semiconductor 
devices in which individual dopant atoms are located at specific lattice sites. The 
scaling behavior has followed the well-known Moore’s law, which predicts that the 
number of transistors per integrated circuit will double every ~ 18 months [2]. 
The concept of nanotechnology was first suggested by the physicist Richard 
Feynman in 1959. He suggested that devices and materials could be fabricated at the 
atomic level [3]. The main goal for scientists is to handle things at fine levels in 
nature. However, probing and creating at this scale require profound chemical 
knowledge, a deep understanding of physical phenomena, and a set of powerful tool 
that can be used for probing and manipulating materials at this scale. Therefore, 
nanotechnology remained far from the public consciousness and did not appear as an 
experimental science until the 1980s when powerful techniques such as Scanning 
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Tunneling Microscopy (STM), Atomic Force Microscopy (AFM) and Scanning 
Electron Microscopy (SEM) emerged as mature tools. These tools allow us to detect 
chemical, electrostatic and magnetic interactions with nanometer resolutions, thus 
enabling new scientific explorations, blossoming into the current nanoscale science 
and technology. 
 
1.2 Low dimensionality 
 
Regarding nanotechnology, it should be understood that dimensionality plays 
a very important role in determining the fundamental properties of materials. Low-
dimensional structures form a major new branch of physics research. Semiconductor 
structures have such a small scale in one or two dimensions that their electronic 
properties are significantly different from the same material in bulk form. With 
quantum effects, these properties are changed. There are several examples such as 
structure, in which charge carriers are confined to move freely in only two 
dimensions, which is a so-called quantum well [4]. Nanotechnology makes it possible 
to fabricate semiconductor structures whose dimensions are comparable with inter-
Fig. 1.1 Illustration of the device scaling technology trend: the size of gate width vs. the 
production year [1] 
Nano 
meter Micron
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atomic distances in solids. These structures are well-known as low-dimensional 
structures. In these structures, the movement of charge carriers is constrained by 
potential barriers. This leads to the restriction of the degrees of freedom for motion to 
two, one or even zero. The system depends on whether the potential barriers confine 
the carriers in one, two or three dimensions respectively [4].  
In view of the material properties, when materials change to a small size in the 
nanometer scale, the fundamental properties of the materials show a remarkable 
evolution due to the change in size. For example, the typical melting point of Au is 
1,063 ℃, but when Au is as thin as 4 nm in bulk, the melting point is reduced to 
427 ℃ [5]. In the case of CdSe, the melting point decreases from 1,600 ℃ to 400 ℃ 
with the size reduced to 2 nm [6]. Ferromagnetic materials such as Ni and Co lose 
their ferromagnetic properties when the sizes are smaller than their critical size [7]. 
Like these, the fundamental properties of elements are strongly related to the size 
itself. Also, it is similarly applied in electronic structures at low dimensions.  
 
1.2.1 Zero-dimensional structure 
Zero-dimensional (0D) structure such as quantum dots have been significantly 
investigated over the past decade since they represent the smallest building blocks 
with a corresponding high potential for massive integration. However, the use of 
individual molecules [8-11] or quantum dots [12] as critical elements for nanodevices 
has been limited by challenges in establishing reliable electrical contact to individual 
molecules or quantum dots. It has been difficult to understand the intrinsic properties 
of individual devices and develop realistic schemes for the integration of 0D devices 
into functional architectures. 
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1.2.2 One-dimensional structure 
There has been tremendous interest in the physics of reduced-dimension 
systems. Especially, one-dimensional (1D) nanostructures have been the focus of 
extensive studies due to their unique physical properties and potential to revolutionize 
broad areas of nanotechnology. First, 1D nanostructures represent the smallest 
dimensional structure that can efficiently transport electrical carriers, and thus are 
ideally suited to the critical and ubiquitous task of moving and routing charges in 
nanoscale electronics. Second, 1D nanostructures can also exhibit device function, 
and thus can be exploited as both the wiring and device elements in architectures for 
functional nanosystems [13, 14]. In this regard, nanotubes [15-17] and nanowires [18-
21] are ideal systems for studying physics in 1-dimensional solids. 
Carbon nanotubes have been studied for fabricating transistors [22, 23] due to 
the semiconducting behavior of the nanotube. However, the inability to control 
whether the nanotube building blocks are semiconducting or metallic makes specific 
device fabrication largely a random event. Unlike carbon nanotubes, semiconductor 
nanowires represent another important type of nanometer scale wire structure and can 
be predictably synthesized in single crystal form with all key factors controlled, 
including chemical composition, diameter and length, and doping properties [24-26]. 
Semiconductor nanowires thus offer one of best-defined and controlled class of 
nanoscale building blocks, which correspondingly have enabled a wide-range of 
devices and integration strategies to be pursued. Since the size, interfacial properties, 
and electronic properties of nanowires can be precisely controlled during synthesis, 
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1.3 The methods of scaling down for nano-building blocks 
 
1.3.1 Top-down approach 
 
Current technologies have a well-established manufacturing scheme under the 
top-down approach [27], which is based on stacking, patterning by lithography, and 
etching. These techniques have worked well over the past several decades under the 
Moore’s law, as illustrated in Fig. 1.2 [28]. However, it is unlikely that Moore’s law 
will extend beyond 2020 due to scientific and economic causes. There are two main 
reasons: first, the limitation of the top-down approach, in which photolithography-
based device scaling will soon reach a fundamental resolution limit. This will 
restrict the device scaling down.  
 
Second, the huge cost to build a new generation of fabrication lines may limit 
further miniaturization. To overcome these limitations, a new approach and scientific 
technology should be developed. 
 
Fig. 1.2 Illustration of Moore’s law in conventional electronics: number of 
transistors integrated in different generations of Intel’s microprocessors vs. the 
production year of these circuits [28] 
transistors 
year 
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1.3.2 Bottom-up approach 
In the bottom-up approach, functional devices and structures are assembled 
from chemically synthesized, well-defined nanoscale building blocks. Nature uses 
proteins and other macromolecules to construct complex biological systems in this 
way. Therefore, a bottom-up approach defines key nanometer scale metrics through 
chemical synthesis and subsequent assembly. In addition, this provides fundamentally 
new strategies that will go beyond the limits of current technology (top-down 
technology) and break through the next level of smallness. The most typical 
parameter in the bottom-up approach is the building block. Over the past decade, a 
variety of building blocks, including individual molecules, nanometer-sized 
aggregates of atoms and molecules such as quantum dots, nanotubes and nanowires 
have been proposed and demonstrated. These building blocks have been attractive 
due to the fact that these nanoscale objects provide interesting mesoscopic systems 
for unique properties resulting from reduced dimensionality.  
This new approach offers opportunities for the fabrication of atomically 
precise and mesoscopically complex multifunctional three-dimensional architectures. 
Applying this bottom-up approach to current nanoelectronics requires that three key 
factors, which are related to device fabrication and integration. The first key factor is 
the synthesis of well-defined building blocks. Chemical composition, structure, 
morphology and size determine the corresponding properties of the building blocks. 
As a result, predictable synthesis methods must be developed to fabricate 
reproducible building blocks. Second, fundamental properties and new device 
concepts should be well studied based on the properties of these nanoscale building 
blocks. Even though it is expected that new and potentially remarkable device 
concepts will emerge from these building blocks, nanodevices should function and be 
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compatible in a similar way to current device technology. Third, development of 
device architectures should be carried out to organize the building blocks. 
The bottom-up approach could fundamentally change the way materials are 
produced. The ultimate precise control of the materials’ composition, size, 
morphology, and properties at the atomic level could lead to materials with 
unprecedented high performance. Bottom-up technology makes it possible to 
fabricate various types of nanostructures and allows the flexibility of combining 
chemically distinct nanoscale building blocks, which could not be integrated together 
in conventional processing, into the same device architecture, thereby obtaining a 
unique function and/or combinations of function in an integrated system. Moreover, 
the high-performance materials and devices enabled by the bottom-up approach could 
lead to significantly reduced power consumption and dissipation from both the 
production and function levels. This could significantly impact future nanoelectronics. 
 
1.4 Research objectives 
 
The aim for this thesis is the study and exploration of the fascinating 
properties of semiconductor nanowires. A CMOS-compatible aluminum catalyst to 
synthesize Si nanowires is presented in chapter 2. The results show that there is a 
minimum thickness of Al to grow nanowires and that surface oxidation of Al affects 
the growth of nanowires. This is the first demonstration of Si nanowire using an Al 
catalyst and will contribute to the fabrication of fully CMOS-compatible nanowire 
devices.   
In chapter 3, co-flow doping and post-synthesis doping methods for nanowire 
devices are described. It is found that co-flow doping is not a suitable doping method 
for nanowires because it disturbs the synthesis of nanowires while post-synthesis 
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plasma doping shows excellent doping controllability and no significant change in 
surface morphology. 
In chapter 4, SiGe nanowires using an Au catalyst are presented for the 
purpose of band gap engineering. The properties of the SiGe nanowires themselves 
are studied, and it is found that the material and orientation of the substrate affect the 
Ge concentration and growth rate, respectively. 
In chapter 5, an integrated back gate transistor with a high-k gate dielectric is 
demonstrated using Si and SiGe nanowires. In addition, metal is used as a back gate 
in this experiment. This work is the first demonstration of back gate nanowire 
transistor fabrication. It may improve the scaling down of gate dielectrics. Finally, 
this thesis is completed with a conclusion in chapter 6.                                                       
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 In this chapter, we focus on a complementary metal-oxide semiconductor 
(CMOS)-compatible catalyst to synthesize single-crystal silicon nanowires instead 
of Au, which has been widely used for nanowire growth. Recently, one-dimensional 
nanostructures using bottom-up approaches, such as carbon nanotubes [1] and 
semiconductor nanowires [2-5], have been the focus of attentions for future 
nanoelectronic application due to their unique physical properties and potentials for 
the fabrication of novel nanoscale devices. Semiconductor nanowires offer 
distinctive advantages over carbon nanotubes as attractive building blocks, with 
their precisely controlled structures, dimensions, chemical compositions, and 
doping. Among various nanowires growth methods studied to date, such as the 
vapor-phase method [6], solution-liquid-solid method [6], solution-phase method 
[6], solvothermal method [6], and vapor-liquid-solid (VLS) method [6, 7] most of 
the reported results on the growth of high-quality Si/Ge nanowires with single-
crystalline structures and in large quantities have used a nanocluster catalyzed VLS 
growth process. One key feature of the VLS process is the adoption of an 
appropriate nanometer-scale catalyst metal that forms a liquid alloy with gaseous 
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semiconductor reactants and initiates the nucleation and one-dimensional growth of 
single-crystalline nanowires.  
So far, Au seed particles have been extensively used as a catalyst for the 
synthesis of Si [2-5] and Ge [8, 9] nanowires due to the low eutectic temperature 
with Si (363 ) and Ge (361℃  )℃  as shown in Fig. 2.1 (a), and its chemical 
inertness. Also, metal oxide semiconductor field effect transistors (MOSFETs) have 
been fabricated using Au-catalyzed Si/Ge nanowires [10-14] that demonstrate 
promising electrical performances over conventional top-down MOSFETs. 
However, it is well-known that Au is a serious contamination source, and it is 
difficult to selectively remove the Au catalyst at the tip of semiconductor nanowires 
after VLS growth. Moreover, a recent report by Hannon et al. showed that the 
diffusion of Au occurs during Si nanowire growth via the VLS mechanism and Si 
nanowire sidewalls are covered by a significant amount of Au [15]. As an 
alternative, Fe [16] and Cu [17] were studied as catalysts to grow Si nanowires, but 
these catalysts are also detrimental to conventional CMOS devices. Ni-catalyzed Si 
nanowires were also reported [18, 19]. But due to the high eutectic temperature 
(964 ℃) for the Ni-Si alloy, a higher temperature was required to synthesize and the 
growth mechanism is different. Moreover, NiSi nanowires can be easily achieved 
when the Ni catalyst is used [20-23]. 
In this chapter, we study Al as a catalyst to synthesize single-crystalline Si 
nanowires using the VLS mechanism. The binary Al-Si phase diagram predicts that 
Si nanowires can be grown above the eutectic temperature of 577  with ℃ a Si 
composition of 12.6 mole% [24] as shown in Fig. 2.1 (b). Si nanowires with a 
diameter of 10 – 200 nm and a length of ~ 15 ㎛ were successfully grown using Al 
as a catalyst. The effects of Al-oxide formation on the growth of the Si nanowires 
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and the removal of Al at the tip of the Si nanowire after VLS growth are 
investigated. 
 
2.2 Theoretical background 
 
2.2.1 Requirements for CMOS-compatible catalyst 
 
To incorporate this nanotechnology based on the bottom-up approach into 
conventional electronic devices, the growth method of nanowires should be fully 
compatible with a standard integrated circuit device. There are critical requirements 
to be a CMOS-compatible catalyst for semiconductor nanowire growth. First, the 
catalyst should be a standard metal such as Al, Ni, and Ti. Second, the eutectic 
temperature with Si should be low enough. Among possible metal elements, we are 
suggesting and investigating Al as a CMOS-compatible catalyst because Al is a 
standard metal in the silicon process industry and has a relatively low eutectic point 
of 577 ℃ (12.6 mol%). In addition, Al has simple and no silicide phase with Si. As 
a result, Al is the best candidate to be a CMOS-compatible catalyst for nanowire 
growth.  
 
2.2.2 Eutectic points for various elements 
There are several mechanisms to synthesize semiconductor nanowires such 
as VP, SLS, SP, and VLS. However, it is well-known that the VLS mechanism is a 
powerful method to have high quality single-crystal nanowires. It requires metal 
catalytic growth in which catalyst nano-particles are used to synthesize 1-
dimensional single-crystal semiconductor nanowires. Binary phase diagrams are 
used to determine the chemical composition and growth temperature of 
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semiconductor nanowires. There are many kinds of candidate metals as a catalyst; 
however, so far Au has typically been chosen because the binary phase diagram of 
Au-Si is simple and the eutectic temperature is quite low (363 ℃). Moreover, Au is 
chemically stable and physically reactive. These are the main advantages of the Au 
catalyst and why it is chosen to grow semiconductor nanowires. However, it is well-
known that Au is one of the deep-level contamination source elements in silicon 
processing devices. When Au is trapped in a band gap of Si, Au will act as a 
leakage pass through band to band. Therefore, Au itself is not allowed to be used in 
the front-end process. To apply this nanowire device technology to conventional 
device fabrication, a CMOS-compatible catalyst should be used such as Al, Ni, Ti, 
etc. Moreover, the metallic catalyst should be eliminated after the growth of the 
nanowires. As a result, a catalyst-free single-crystal semiconductor nanowire should 
be finally achieved. At the first step in choosing a CMOS-compatible metal catalyst, 
the eutectic temperature with the Si element should be considered. Table 2.1 shows 
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2.2.3 Customized CVD machine for growth of nanowires 
In this experiment, we used a customized CVD machine for nanowire 
growth. It is designed for a single-wafer loaded type CVD machine, which consists 
of two vacuum chambers; each one has its own dry pump to maintain the vacuum. 
As can be seen in Fig 2.2, the nanowire is synthesized in the main chamber while 
the load lock chamber acts as a keeping and cooling place for the wafer in a vacuum 
before and after loading a wafer. Moreover, plasma doping and etching can be 
carried out in the main chamber since there is an RF electrode on top of the 
chamber. And the direction of the gas flow can be adjusted by changing the height 
of the substrate. 
For nanowire growth using this CVD machine, a wafer with an Au or Al 
catalyst is paced in the load lock chamber, and it is evacuated by the dry pump until 
0.005 torr. When the wafer is transferred into the main chamber from the load lock, 
the wafer is always kept in a vacuum to avoid any oxidation. Since the main 
chamber is maintained at the process temperature the nanowire growth can start 
immediately. After the process is done, the wafer will be transferred into the load 
lock chamber to cool down to room temperature. As a result, nanowires can be 
maintained in an excellent condition by using this CVD machine. 
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Fig. 2.2 The schematic of a single-wafer loaded type CVD machine for the 
growth of nanowires. 
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2.3 Experiments 
 
First, a 10 nm Al seeding layer was deposited by e-beam evaporation on the 
SiO2 (100 nm)/Si substrate. This was immediately transferred to the vacuum 
chamber of the CVD machine. The chemical vapor deposition (CVD) synthesis of 
the Si nanowires was carried out at 540 ℃ under 200 sccm of SiH4 and 200 sccm 
of N2 (or H2). Some Si nanowires were grown on the Al seeding layers that 
received rapid thermal oxidation (RTO) treatment at 400~600 , in order to ℃
investigate the effects of Al-oxide formation on the surface of the Al catalyst. 
Various analysis techniques, including transmission electron microscope (TEM), 
energy disperse X-ray spectroscopy (EDS), Auger electron spectroscopy (AES), 
X-ray photoelectron spectroscopy (XPS), and scanning electron microscopy 
(SEM) have been used to characterize the physical and chemical properties of 
grown Si nanowires. For TEM analysis, the substrate-bound nanowires were 
sonicated in ethanol and deposited on the TEM copper grids. For AES analysis, 
100~200 nm diameter nanowires were selected by an SEM which is installed with 
the AES analysis tool due to the limitation of the AES minimum beam size (30×30 
nm2). 
 
2.4 Results and Discussion 
 
 
2.4.1 Properties of nanowires 
Figure 2.3 shows the SEM picture of grown Si nanowires using a 10 nm Al 
seeding layer by CVD synthesis at 540 , which is lower than ℃ the predicted 
eutectic temperature of the Al-Si alloy in the binary phase diagram. Similar 
phenomena have been reported for the metal-catalyzed growth of Ge nanowires [8, 
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9] and Si nanowires [25] at a process temperature lower than the eutectic point with 
Au and Ti catalysts, respectively. As shown in Fig. 2.3, the remaining spherical 
metal nanoparticle is observed at the tip of the nanowire (point 1 in Fig. 2.3), 
indicating that the Si nanowires were grown under the VLS mechanism. AES 
analysis at the tip of the nanowire (point1 in Fig. 2.4) also confirms the existence of 
Al after VLS growth of the Si nanowire, while no Al peak is detected from the 
Auger spectra taken from the middle of the nanowire (point2 in Fig. 2.4). Fig. 2.5 
shows a depth profile of the Si nanowire after in-situ sputtering with an etching rate 
of ~ 4 nm/min for SiO2. No Al peak was observed in the depth of the Si nanowire. 
An oxygen peak detected at the surface of the nanowire indicates that the as-grown 
Si nanowire contains a surface oxide layer that can be removed by an additional 
diluted hydrofluoric acid (DHF) dip. 
The growth direction of the nanowire using the Al catalyst is an important 
issue because the physical properties will be different along the growth direction. 
Usually, when an Au catalyst is used, the preferential growth direction of the 
nanowire is along <111>. Even though some other growth directions have been 
observed, they are not the main growth direction for nanowires. It has been 
proposed that this specific growth direction occurs since the solid-liquid interface is 
a single <111> plane, which is the kinetically most stable during the growth process. 
According to the TEM study, it is found that the preferential growth direction for 
nanowires grown using the Al catalyst is also along the growth direction [111], 
implying that the growth mechanism of nanowires is same with the Au catalyst 
although the Al catalyst is involved. 
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Fig. 2.4 AES results on the tip of nanowire (point 1) and on the middle 
of the nanowire (point 2) 
Fig. 2.3 SEM picture of Si nanowire synthesized using Al catalyst (point 1 
is the Al catalyst of nanowire and point 2 is the Si nanowire). 
Chapter 2: CMOS-compatible Aluminum Catalyst for the Synthesis of Si Nanowires 
 - 23 -  
 
 
Fig. 2.6 shows a TEM picture of a single-crystalline Si nanowire after a 
DHF dip for 10min. The diameter of the Si nanowire is approximately 20 nm, and 
the crystalline core and ultrathin surrounding amorphous layer are observed. No 
significant difference in morphology and structure was observed compared to the 
Au-catalyzed Si nanowires. It is well-known that Al is a reactive material and the 
Al2O3 is easily formed with a high absolute standard heat of formation (-1,675.71 
kJ/mol at 300 K) [26]. The formation of the Al-oxide layer acts as a blocking layer, 
preventing the diffusion of Si through the Al-Si alloy and disrupting the growth via 
VLS.  
Fig. 2.5 Depth profile by AES analysis through the Si nanowire 
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Figure 2.7 shows the partial pressure effect of SiH4 on the growth of Si 
nanowire using the Al catalyst. As the process temperature can be predicted by the 
binary phase diagram (Al-Si), it is easily expected that the growth temperature will be 
higher than that of the Au catalyst as well as the growth pressure. The eutectic 
Fig. 2.6 TEM picture of the Si nanowires grown by the Al catalyst (scale bar: 10 nm)
Si nanowire 
Fig. 2.7 Different partial pressure of SiH4 during the growth step (a) PSiH4:0.5 torr (b) 
PSiH4:10 torr 
(a) (b)
Chapter 2: CMOS-compatible Aluminum Catalyst for the Synthesis of Si Nanowires 
 - 25 -  
temperature for Au-Si is formed at 3.12 mole% of Si while the eutectic temperature is 
formed at 12.6 mole% for the Al-Si system. It means that a higher partial pressure of 
Si is required to achieve the nucleation of Si for the Al catalyst. As can be seen in Fig. 
2.7 (a), no nanowires were observed at the partial pressure of 0.5 torr. At this 
condition, the Si source from the gas phase of SiH4 will act as a 2-dimensional film 
deposition on the Al catalyst due to the lack of a Si source for formation of Si 
nucleation. However, when the partial pressure of SiH4 increases up to 10 torr, the Al-
Si alloy will be formed, and a nucleation will be created. 
 
2.4.2 Critical thickness of aluminum as a catalyst 
Usually, thin film (an evaporated metal such as Au and Al) and colloidal 
particles (commercially available, such as Au) can be used to synthesize nanowires. 
In this experiment, the Al catalyst was deposited on SiO2 of 100 nm by an e-beam 
evaporator, and its thickness was distributed 5, 10, 20, and 50 nm. As can be seen in 
Fig. 2.8, there was no nanowire grown using 5 nm of Al while nanowires were 
synthesized on thicker than 10 nm of Al. As can be seen in Fig. 2.8 (a), only 
quantum dots were observed without any nanowires for 5 nm of the Al catalyst. It is 
found that there is a critical thickness of Al as a catalyst. In the case of the Au 
catalyst, even though the Au is as thin as 5 nm [27], nanowires can be synthesized. 
It can be explained by the fact that Al has good adhesion with Si and is reactive 
material, resulting in the disturbance of the nucleation during the process. However, 
a thin Au film can form the liquid Au-Si alloy for nanowire growth because Au is 
chemically stable and has no silicide phase in the phase diagram, with the result that 
a thin Au layer can be used to synthesize the nanowire. 
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Fig. 2.8 SEM pictures for Si nanowires grown by Al seeding layers with different 
thicknesses. 
Low resolution: (a) 5 nm, (b) 10 nm, (c) 20 nm, and (d) 50 nm 
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It is found that the Si nanowires were observed overall from the 10 nm of 
the Al catalyst and the diameter variation of the Si nanowire is not significantly 
increased as the thickness of Al increases. In this experiment, 10 nm of the Al 
catalyst was chosen to synthesize the Si nanowire. 
 
2.4.3 Surface oxidation effect of the Al catalyst 
Even though Al is an attractive catalyst material as a standard metal in the Si 
process lines, Al is a reactive material, implying that the process window to grow 
nanowires would be limited. In order to investigate the surface oxidation effect of 
the Al catalyst for Si nanowire growth, Al oxide containing seeding layers were 
prepared by RTO at 400, 500, and 600  ℃ (Fig. 2.9) for 30sec in an O2 ambient on a 
~10 nm Al layer, before CVD synthesis, and compared to the as-deposited Al 
seeding layer. As can be seen in Fig. 2.10 (XPS analysis), the amount of Al oxide 
increases as the RTO temperature increases. After 500  RTO, the Al℃ -oxide peak 
shifted to the Al2O3 (75.6 eV) peak and after 600  RTO, no pure Al pha℃ se (72.7 
eV) was detected, meaning that the Al2O3 layer is covered on the surface of the Al 
catalyst. 
Figure 2.11 shows SEM pictures of Si nanowires grown on surface-oxidized 
Al layers after the RTO process at 400 to 600 . ℃ The results show that the density 
and length of the Si nanowires are significantly decreased as the RTO temperature 
increases. After RTO at 500 and at 600 , extremely lower density and fewer ℃
nanowires were observed, suggesting that Al oxide may prevent the diffusion of Si 
through the eutectic alloy. This blocking phenomenon becomes more significant 
once the Al2O3 layer is formed on the Al surface [28]. These results suggest that the 
growth of nanowires is strongly dependent on the surface oxidation of Al. AES 
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analyses of the surface of the nanowires indicated the presence of more oxygen at 
the surface of the Si nanowires that are grown from the Al oxide containing seeding 
layers (Fig. 2.12). 
 
Fig. 2.9 Various oxidized Al seeding layers (as deposited, RTO at 400, 500, and 













Chapter 2: CMOS-compatible Aluminum Catalyst for the Synthesis of Si Nanowires 
 - 29 -  
 
Fig. 2.10 XPS results of Al 2p spectra for Al seeding layers before 
nanowire growth with variable RTP conditions (as deposited, RTO at 400, 
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Fig. 2.11 SEM pictures of Si nanowires grown by the Al catalyst with different RTO 
conditions. 
Low resolution: (a) as deposited Al, (b) RTO 400, (c) RTO 500, and (d) RTO 600 ℃. 
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2.4.4 Two-step process effect 
To synthesize a Si nanowire using the Al catalyst, the most significant 
parameter to be considered is that Al is a reactive material, so that exposure time to 
air and thermal budget to the Al catalyst should be minimized before nanowire 
synthesis. A single-wafer loaded type of CVD machine is significantly effective for 
the growth of Si nanowires using the Al catalyst. After Al deposition on SiO2, it 
should be kept in a loading chamber in a vacuum to prevent the oxidation of the Al 





Fig. 2.12 AES analysis of the Si nanowire grown on different RTP 
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Figure 2.13 shows the binary phase diagram of Al and Si. Based on this 
phase diagram, the process flow can be predicted and optimized. As shown in Fig. 
2.14, the process flow consists of mainly 3 steps (heat, stabilization, and nanowire 
growth). First, the heat step plays a main role to achieve the proper temperature 
from room temperature to the target temperature (550 )℃  as noticed with (1) in Fig. 
2. 14. It corresponds to the target temperature in the binary phase diagram. In this 
step, the CVD chamber will be maintained in a vacuum without any gas, but this 
step should not last long to avoid oxidation of the Al surface. And thus the 
stabilization step follows to achieve the target pressure by using only inert gas. This 
step is the most important for nanowire growth using the Al catalyst, and no flow of 
the Si source (SiH4) is the most significant parameter before the nanowire growth 
step. If the SiH4 gas is added to the inert gas at the stabilization step, it may cause 2-
dimensional film deposition on the Al catalyst before the formation of the liquid Al-
Si alloy because the concentration of Si is too low to form the liquid Al-Si alloy. As 
a result, adding SiH4 at the stabilization step may act as a 2-dimensional amorphous 
layer on the catalyst. Thus, only inert gas flows during the stabilization step to 
achieve the target pressure. This is called the two-step process for nanowire growth. 
It is found that the two-step process is significantly effective for the Al catalyst to 
synthesize the Si nanowire. 
 
2.4.5 Removal of the Al catalyst 
It is well-known that Al is easily removed by an etchant, and there are many 
kinds of chemical etchants (Table 2.2 [29]) that can remove the Al. One of the 
potential advantages of using the Al catalyst over the Au catalyst in Si nanowire 
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growth is that the Al at the tip of the nanowire can be removed after growth of  the 
nanowire, providing the metal catalyst-free Si nanowires are compatible with 
conventional CMOS. The SEM pictures in Fig. 2.15 compare the Al-catalyzed Si 
nanowires before and after DHF (5 %) dip for 10 min. Figs. 2.15 (c) and (d) clearly 
show the successful removal of Al at the tip of the Si nanowire by DHF dip. It is 
also confirmed by AES analysis at the tips of the Si nanowires after the DHF dip 
(Fig. 2.16 (b)). No Al peak is detected from the tip of the nanowire after the DHF 
dip. These results imply that Si nanowires grown by VLS using the Al catalyst can 
Fig. 2.15 SEM pictures of Si nanowires grown by the Al catalyst before ((a) and (b))
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resolve the metal contamination issues associated with the use of Au, the fast 
diffuser in Si, and therefore can easily be integrated into the conventional CMOS 





Fig. 2.16 AES analysis of Si nanowires grown by the Al catalyst (a) before 
and (b) after DHF dipping 
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Table 2.2 Etch rates of Al and Au (nm/min) using various chemical etchants [29]
(1) Si Iso Etch: Isotropic Silicon Etchant “Trilogy Etch,” mixed from 126 parts HNO3 :  
60 parts H2O : 5 parts NH4 at room temperature. 
(2) Phosphoric: Phosphoric Acid (85% by weight) at 60 ℃ 
(3) CR-7: Chromium etchant CR-7 from Cyantek is a commercial mix of 9%  
(NH4)2Ce(NO3)6 + 6% HClO4+H2O at 20 ℃ 
(4) Al Etch A: Aluminum Etchant Type A from Transene is a commercial mix of 80%  
H3PO4 + 5% HNO3 + 5% CH3COOH + 10% H2O at 50 ℃ 
(5) Ti Etch: Titanium wet etchant is mixed from 20 parts H2O:1part 30% H2O2:1part  
49% HF by volume at 20 ℃. 
(6) Mo Etch: Molybdenum wet etchant is mixed from 180 parts H3PO4:11 parts  
CH3COOH:11 parts 70% HNO3:150 parts H2O by volume at 20 ℃ 
(7) Cu FeCl3 200: Copper etchant type CE-200 from Transene is a commercial mix of  
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2.4.6 Challenges of Al catalyst to be studied 
There was a big step to develop a CMOS compatible catalyst in this thesis. By 
using the CMOS-compatible Al catalyst, Si nanowires have been successfully 
synthesized for the first time and analyzed by SEM, TEM, EDS, XPS, and AES. The 
results have shown that Si nanowires are single crystalline with negligible defects. 
However, it is found that there are several issues to be studied further.  
First, the unnecessary amorphous layer on the Si nanowires grown by the Al 
catalyst should be eliminated or prevented. Since the growth temperature (540 ℃) is 
relatively higher than that (450 ℃) of the Au catalyst, the Si source from the gas 
phase (SiH4) can be decomposed. Moreover, the decomposed Si source would be 
involved to form both an Al-Si liquid alloy and a 2-dimensional amorphous Si layer 
on the Si nanowire at the same time. As a result, the Si nanowires will have a higher 
chance of forming an amorphous Si layer on the surface of the nanowire. Even though 
some Si nanowires have a negligible amorphous layer on the surface, it is hard to 
collect them and fabricate the transistor. To overcome this problem, the most 
important parameter would be a lower growth temperature.  
Second, no Ge and SiGe nanowires can be achieved using an Al catalyst. We tried 
to synthesize Ge and SiGe nanowires, but no Ge or SiGe nanowires grew. It is 
probably due to the fact that GeH4 (gas phase Ge source) gas has a much lower 
decomposition temperature, so that the decomposed Ge source plays a main role in 
depositing the amorphous Ge layer on the Al catalyst. As a result, there is no chance 
of forming the Al-Ge liquid alloy on the Al catalyst. This is also related to the 
relatively higher growth temperature for the Al catalyst. Reducing the growth 
temperature can solve these problems. 
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2.5 Conclusion 
 
In conclusion, we demonstrated high-quality single-crystal Si nanowires 
using an Al catalyst for the first time. It is confirmed that the nanowires were grown 
via the VLS mechanism with diameters ranging from 10 to 200 nm. Critical issues 
such as the effects of surface oxidation of the Al seeding layer for the growth of Si 
nanowires and the selective removal of the metal catalyst after nanowire growth 
have been systematically studied. The results (SEM, XPS, AES, TEM, and EDS) 
show that the growth of the Si nanowire is strongly dependent on the surface 
oxidation of the Al seeding layers. In addition, the two-step process is especially 
effective for synthesizing Si nanowires when an Al catalyst is used because the 
process will suppress the formation of the 2-dimensional Si layer on the Al catalyst. 
It was also found that the use of the Al catalyst is proposed to replace the 
commonly used Au catalyst for the synthesis of metal catalyst-free single crystal Si 
nanowires, providing a Si nanowire as a CMOS-compatible 1-dimensional building 
block for future nanoelectronics applications. 
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Chapter 3 
 






In this chapter, post-synthesis plasma doping on VLS-grown Si nanowires is 
studied. First, the various effects of B2H6 gas on nanowire structures during the 
VLS growth of both Au-catalyzed and Al-catalyzed Si nanowires are investigated. 
While Au-catalyzed Si nanowires grown with B2H6 gas reveal significant 
morphological changes, resulting in cone-shaped nanowires, no significant changes 
in nanowire structure are observed from Al-catalyzed Si nanowires, which may be 
explained by the thermodynamic properties of the Au and Al catalysts in the 
presence of boron. In addition, successful incorporation of boron and the 
controllability of its concentration in Si nanowires, maintaining the structural 
quality of nanowires, are achieved by the post-synthesis in-situ plasma B2H6 doping 
process. 
There has been considerable interest in the bottom-up integration of 
semiconductor nanowires for their application in future logic, memory, and sensor 
circuits. Recently, owing to the complete compatibility of semiconductor nanowires 
with conventional silicon-based integrated-circuit technology, semiconductor 
nanowires have been intensively studied to fabricate and investigate the 
performance of novel field-effect transistors [1-3] and bio-sensors [4]. Among the 
attractive advantages of bottom-up grown semiconductor nanowires in their 
physical properties and potential, the ability to predict and control the chemical 
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composition and electronic doping level of semiconductor nanowires is a key 
feature for nanoscale device applications, using well-known knowledge obtained 
from planar silicon technology.  
For the synthesis of semiconductor nanowires, metal particle-catalyzed VLS 
growth is the most common mechanism, and Au has been most widely used as a 
catalyst for VLS growth, forming a liquid alloy with source gases at higher than the 
eutectic temperature. As reactive gas species dissolve into the catalyst, the catalyst 
gets supersaturated with the semiconductor source gas (SiH4) and results in the 
nucleation of crystalline semiconductor nanowires. In order to incorporate the p- 
and n-type dopants, dopant gases (e.g., B2H6, PH3) have been introduced 
simultaneously inside reactors with source gases (e.g., SiH4, GeH4) during VLS 
growth [5-7]. However, the introduction of dopant gases will affect the VLS growth 
mechanism; as a result, the chemical and structural properties of the nanowires may 
be significantly changed compared to nanowires grown without dopant gases. 
Recent results from E. Tutuc et al. [6] showed that the presence of B2H6 during the 
growth of Au-catalyzed Ge nanowires results in cone-shaped Ge nanostructures. 
Similarly, significant changes in the microstructures of Au-catalyzed Si nanowires 
were also observed by the introduction of B2H6 during VLS growth [7].  
In this chapter, we examine the effects of B2H6 on the properties of VLS-
grown Si nanowires by using both Au and Al catalysts. It is found that unlike Au-
catalyzed Si nanowires, radical changes in morphology and structure are not 
observed in Al-catalyzed Si nanowires with the co-introduction of B2H6 during VLS 
growth, which is believed to be due to the different thermodynamic behavior of Au 
and Al in the presence of boron. In addition to compatibility with conventional 
CMOS technology, this provides another potential advantage of Al-catalyzed Si 
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nanowires over Au-catalyzed Si nanowires. Moreover, post-synthesis in-situ plasma 
B2H6-doping is also studied and compared with co-doping for both Au- and Al-
catalyzed Si nanowires, showing that the good crystallinity of Si nanowires is 
maintained without noticeable changes in morphology after post-synthesis plasma 
doping, and the doping level can be controlled by adjusting plasma doping process 




Undoped Si nanowires were synthesized by using either mono-dispersed 20 
nm Au colloids or a 10 nm Al seeding layer deposited by e-beam evaporator on a 
100 nm SiO2-coated Si substrate. The chemical vapor deposition method of Si 
nanowires was carried out at 440 ℃ for the Au catalyst and at 540 ℃ for the Al 
catalyst under a 200 sccm of SiH4 (100 %) with H2 (200 sccm). Boron doping of 
nanowires was done either by the introduction of B2H6 (0.8 %) gas with SiH4 gas 
during the chemical vapor deposition method or by using the in-situ RF plasma 
process at 440 ℃ after nanowire growth. Grown nanowires were suspended in the 
ethanol solution by ultrasonication and deposited on the transmission electron 
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3.3 Results and Discussion 
 
3.3.1 Co-flow doping 
The co-flow doping method has been widely used for nanowires due to the 
simple process schematic. To get n-type nanowires, PH3 gas [8, 9] is added with 
SiH4 during nanowire growth while B2H6 is used for p-type nanowires. However, 
this method is not effective for nanowires because an additional dopant gas such as 
PH3 or B2H6 will make the growth mechanism complicated. Under the VLS 
mechanism, the binary phase diagram is the basis for predicting the pressure and 
temperature for the growth of nanowires.  
By adding dopant gas, the system will be under the ternary phase diagram such as 
Au-Si-B or Au-Si-P, in which the additional dopants change the eutectic temperature 
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Fig. 3.1 (a) SEM image of undoped Au-catalyzed Si nanowire (scale bar: 3 µm), 
(b) SEM image of undoped Al-catalyzed Si nanowire (scale bar: 3 µm). 
(b)
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(b)
Fig. 3.2 (a) TEM image of undoped Au-catalyzed Si nanowire. Inset is a TEM 
image of the Au catalyst at the tip (scale bar: 20 nm). 
 (b) TEM image of undoped Al-catalyzed Si nanowire. Inset is a TEM image of 
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Figure 3.1 (a) and (b) show SEM images for Au- and Al-catalyzed 
undoped Si nanowires. As can be seen in Fig. 3.2 (a) and (b), about 20 nm 
crystalline Si nanowires were obtained from both Au and Al catalysts without 
dopant gas. The existence of spherical metal catalysts at the tip of the nanowires 
(inset of Fig. 3.2 (a) and (b)) implies that both nanowires were grown under the 
(b) 
(a) 
Fig. 3.3  (a) SEM image of an Au-catalyzed Si nanowire with co-flowing of 
SiH4 and B2H6 gases (scale bar: 3 µm), (b) SEM image of an Al-catalyzed Si 
nanowire with co-flowing of SiH4 and B2H6 gases (scale bar: 3 µm).  
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VLS mechanism. 
However, by adding B2H6 gas during Au-catalyzed Si nanowire growth, a 
significantly different growth morphology was observed, as shown in Fig. 3.3 (a), 
showing a marked reduction in the density and the length of nanowires and the 
cone-shaped structure, while no significant difference was observed in the Al-








Fig. 3.4  (a) TEM image at the surface of Au-catalyzed Si nanowire with co-
flowing of SiH4 and B2H6 gases: thick amorphous layer are observed without 
crystalline lattice, and (b) TEM image at the surface of Al-catalyzed Si 
nanowire with co-flowing of SiH4 and B2H6 gases: crystalline lattice are 
clearly observed with thin amorphous layer 
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The high-resolution TEM image in Fig. 3.4 (a) shows the surface of the 
nanowire is covered with a thick amorphous layer. Similar results have been 
reported [6, 7] and explained by the enhanced B-induced deposition of Si/Ge on the 
outer surface of the nanowires. It should be noted that this remarkable 
microstructural change in Au-catalyzed Si nanowires was not observed in the Al-
catalyzed Si nanowires (Fig. 3.4 (b)). 
The TEM image in Fig. 3.4 (a) also suggest that the metal-catalyzed VLS 
growth of Si nanowires in the presence of B2H6 is strongly affected by the 
properties of the metal catalyst used and its reaction with source and dopant gases. 
One can consult equilibrium phase diagrams to predict the catalytic VLS growth of 
Si nanowires. The existence of a liquid catalyst alloy is a key factor to provide a 
preferential site for absorption and diffusion of vapor phase reactants and further 
nucleation for crystallization. The eutectic temperatures of the Au-Si and Al-Si 
alloys in the phase diagrams are 360 ℃ and 577 ℃ [10], respectively, at which Si 
nanowires can be grown, as shown in Fig. 3.1. It is expected, however, that the 
introduction of B2H6 gas may alter the conditions for liquid alloy formation and 
nanowire growth behavior via the VLS mechanism. Although the Au-Si-B ternary 
phase diagram has not been completely investigated, a comparison of binary phase 
diagrams of Au-B and Al-B (Fig. 3.5 and Fig. 3.6) predicts the different Si 
nanowire growth observed in Fig. 3.2.  
As can be seen in the binary phase diagram of Au-B in Fig. 3.5, the 
eutectic temperature for Au-B [11] is around 1,064 ℃, which is much higher than 
the Au-Si eutectic temperature and nanowire growth temperature of 440 ℃, 
implying that an Au-B liquid alloy is not formed during growth. The dissociation 
energy of B2H6 is about 27 kcal/mol [12], which is lower than that of SiH4 (53 
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kcal/mol [13]). Decomposed boron that is not incorporated in the Au-Si liquid alloy 
will form a layer surrounding the nanowire and Au catalytic alloy, which will slow 
the diffusion of vaporized Si through the liquid catalyst alloy and cause a reduction 
in the growth rate of the nanowire. Moreover, it is known that B2H6 with SiH4 
affects the Si thin film quality [14-23]. Both of these phenomena will increase the 
growth/deposition of non-catalyzed Si on the outer shell of the nanowire, making 
the lateral growth rate higher than the vertical growth rate, resulting in cone-shaped 
growth with an amorphous Si layer surrounding the core Si nanowire.  
On the other hand, the binary phase diagram in Fig. 3.6 shows that an Al-B 
liquid alloy [24] will be formed at 659 ℃ and supersaturation of B at the liquid 
interface will occur, suggesting the incorporation of B inside the Si nanowire and 
the existence of the Al-Si-B alloy during VLS growth. It is believed that the 
remarkable difference in the microstructures of the Au-catalyzed and Al-catalyzed 
Si nanowires is attributed to the above-mentioned thermodynamic difference of the 
Au-B and Al-B systems. 
However, as can be seen in Fig. 3.7, co-flow doping for an n-type (SiH4 gas 
with PH3) nanowire using an Al catalyst shows a similar size to the intrinsic one. As 
a result, co-flow doping for the Al catalyst shows that no significant change in the 
nanowire was observed while the Au catalyst has significant changes and 
differences from the intrinsic nanowire. Even though the Al catalyst shows better 
results than the Au catalyst about the morphology of the doped nanowire when the 
co-flow method is involved, co-flow doping has many problems to be solved in 
regard to the controllability and introduction of the dopant in depth. 
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Fig. 3.5 Binary phase diagram for Au and B [24] 
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Fig. 3.7 SEM pictures of (a) the intrinsic Si nanowire and (b) the phosphorus 
doped Si nanowire by the co-flow method for the Al catalyst (scale bar: 3 µm). 
(a) 
(b) 
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3.3.2 Post-synthesis thermal doping 
To avoid the abnormal phenomena and maintain the intrinsic quality of the 
nanowire, a doping method for nanowires should be developed. To the best of our 
knowledge, post-synthesis doping is the alternative and effective doping method for 
nanowires. It will overcome the problems induced by using co-flow doping because 
the VLS mechanism will not be disturbed and complicated by the dopants. 
Moreover, precise controllability for the doping level can be achieved by using the 
post-synthesis doping method. One of the ways is post-synthesis thermal doping 
[25-30], meaning that a dopant gas such as PH3 [31, 32] and B2H6 will flow after 
the growth of the nanowire. In this method, the decomposition temperature is the 
most important parameter since the dopant will be decomposed by the temperature 
of the reactor. By using this method, however, the dopant will be introduced only 
on the surface of the nanowire due to the low activation energy. As a result, 
controllability of the doping level and the depth profile would be the weak points. 
 
3.3.3 Post-synthesis plasma doping 
To control the doping level and the depth profile of the dopant to the 
nanowire, we propose plasma doping [33-38] after the growth of the nanowire, 
which is called post-synthesis in-situ plasma doping. The main advantages of 
plasma doping are that it can be carried out at a low temperature since the dopant 
gas is easily decomposed by RF bias and the dopant will be introduced in the depth 
of the nanowire, which will be confirmed by the SIMS result. After growth of the 
intrinsic Si nanowire, post-synthesis in-situ plasma B2H6 doping [39] was carried 
out for both Au-catalyzed and Al-catalyzed Si nanowires in this experiment.  
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5 nm
Fig. 3.8 (a) SEM image of the Au-catalyzed Si nanowire with post-synthesis 
plasma B2H6 doping (scale bar: 3 µm). Inset is a TEM image of the Si nanowire 
with post-synthesis plasma B2H6 doping, (b) the SEM image of the Al-catalyzed Si 
nanowire with post-synthesis plasma B2H6 doping (scale bar: 3 µm). Inset is a
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SEM (Fig. 3.8 (a) and (b)) and TEM (insets of Fig. 3.8 (a) and (b)) images 
of these nanowires show that good morphology and crystallinity of the undoped Si 
nanowires for both the Au and Al catalysts can be maintained after the plasma B2H6 
doping process at 440 ℃. 
 
In order to confirm the B-doping in Si nanowires and the controllability of 
the B-doping level by the plasma B2H6 doping process, the B 1s spectra on the Si 
nanowires were investigated by XPS with a detection angle of 10° in Fig. 3.9 and 
compared to the B 1s spectra after an identical plasma B2H6 doping process on the 
Fig. 3.9 XPS B 1s spectra (10° tilted detection angle) on Si nanowires with 
different in-situ plasma doping process times (a) 10 sec, (b) 30 sec, and (c) 60 sec 
(inset: SEM image of the Si nanowire, scale bar: 3 µm). 
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Si substrate (not shown). Similar B 1s spectra were observed from both the Si 
nanowire and the Si substrate, indicating successful incorporation of B into the Si 
nanowires. It is also observed that the XPS peak intensity can be modulated with 
different plasma process times (10 ~ 60 sec), ensuring the controllability of the 
concentration of boron by the post-synthesis in-situ plasma B2H6 doping process. A 
similar result is obtained for the plasma PH3 doping process as shown in Fig. 3.10, 
implying that in-situ plasma doping for nanowires is a powerful method for 
improving the controllability of the doping level for both n- (phosphorus) and p-

















Fig. 3.10 XPS analysis for P 2p 3/2 spectra (10° tilted detection angle) on bare 
Si with different in-situ plasma PH3 doping process times under 300 W of RF 
power (a) undoped bare Si, (b) 10 sec, and (c) 60 sec. 
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3.3.3.1 Depth of the doping profile 
To introduce dopants into nanowires, a post-synthesis in-situ plasma PH3 
and B2H6 doping process was carried out. There have been a few studies on the 
doping process of 1-D semiconductor nanowires, such as co-flow [5] and post-
synthesis thermal doping [40]. However, corruption of the growth mechanism by 
the introduction of doping gases during nanowire growth and a lack of 
controllability were observed, as mentioned above. And additional annealing was 
needed to diffuse and activate the dopants. Previous works [41, 42] reported that 
uniform doping on the sidewalls in a high-aspect ratio 3-D structure can be 
achieved by the plasma PH3 doping process.  
To characterize the doping concentration in individual nanowires, a 
chemical analysis such as secondary ion mass spectroscopy (SIMS) should be 
carried out. However, SIMS does not provide an accurate doping concentration for 
nanowires because selecting and detecting the individual nanowire are difficult. To 
estimate the doping level of phosphorus and boron by our plasma doping process, 
identical plasma PH3 and B2H6 doping processes were conducted on the Si substrate, 
and the SIMS profiles of phosphorus and boron are shown in Fig. 3.11 and Fig. 3.12. 
Controllability of phosphorus and boron by plasma process time (10 and 60 sec) 
and ~ 1019 cm-3 level with ~ 20 nm of phosphorus and ~ 1020 cm-3 with ~ 20 nm of 
boron are observed, suggesting the introduction of dopants (phosphorus and boron) 
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Fig. 3.11 SIMS result for plasma PH3 doping on bare Si under different 
doping time (10 and 60 sec) 




























Fig. 3.12 SIMS result for plasma B2H6 doping on bare Si under different 
doping times (10 and 60 sec). 
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3.4 Conclusion 
 
In conclusion, the various effects of B2H6 gas on nanowire structures during 
VLS growth of both Au-catalyzed and Al-catalyzed Si nanowires were investigated. 
Unlike the cone-shaped growth of the Au-catalyzed Si nanowires, no significant 
changes in the morphology of the nanowires were observed in the Al-catalyzed Si 
nanowires, which can be explained by the binary phase diagram for Au-B and Al-B. 
In addition, successful incorporation of dopants (B and P) and an excellent 
controllability of dopant concentration in the Si nanowire were achieved by the 
post-synthesis in-situ plasma B2H6 and PH3 doping process. It is believed that post-
synthesis in-situ plasma doping is a powerful method for nanowire devices because 
it will not disturb the VLS mechanism during nanowire growth. As a result, p-type 
and n-type nanowires can be obtained by using plasma doping. 
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Chapter 4 
 





In chapters 2 and 3, the Al catalyst was studied and successfully 
demonstrated to synthesize Si nanowires. However, there are still challenges to be 
studied such as the unnecessary amorphous layer on the surface of Si nanowires and 
the growth of Ge nanowires. Beginning with chapter 4, the Au catalyst will be used 
to study the 1-D nanowire itself. For example, band gap engineering of nanowires 
and device characteristics will be introduced in chapters 4 and 5, respectively. 
One-dimensional semiconductor nanowires [1-5] are emerging as a 
powerful building block for future nanoelectronic devices. There have been 
extensive studies on the synthesis and electrical transport of Si [6-9] and Ge [10, 
11] nanowires and their hetero-structured nanowires [12-25]. Si1-xGex nanowires 
have the potential advantages of higher carrier mobility and possible band-gap 
engineering at different concentrations of Ge. It is also expected that single-
crystalline 1-D Si1-xGex nanowires grown under the VLS mechanism can avoid 
geometric defects, which are induced from lattice mismatch between bulk Si1-xGex 
[26, 27] and the Si substrate due to the growth mechanism of Si1-xGex nanowires, 
which is different from that of 2-dimensional Si1-xGex film. Recently, Si1-xGex 
nanowires grown via the VLS mechanism have been reported [28], and the flow-
rate of GeH4 was studied as a key factor to change the Ge concentration in Si1-xGex 
nanowires [29]. However, there has been limited study on the effects of synthesis 
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process conditions on the properties of Si1-xGex nanowires and the transport 
properties by the implementation of a transistor using a Si1-xGex nanowire. 
In this chapter, we study a synthesis of high-quality single-crystalline 
homogeneous Si1-xGex nanowires and investigate the effects of the growth 
temperature on the micro structures, morphologies, and properties of Si1-xGex 
nanowires.  
To synthesize SiGe nanowires, Si and Ge [30] sources are required to flow 
into the CVD reactor at the eutectic temperature of the Au-Si-Ge system. Based on 
the ternary phase diagram [31], the eutectic point can be predicted at around 350 ℃, 
which is higher than the eutectic temperature of the binary phase diagram (Au-Si). 
Theoretically, the growth temperature would be higher than a mono Si nanowire. In 
this experiment, SiH4 (100 %) and GeH4 (10 %) gases were used as Si and Ge 
sources, respectively. A Si nanowire and a Ge nanowire were also synthesized for 





First of all, the substrate is coated by poly-l-lysine to make the surface 
positively charged. And thus mono-dispersed Au colloids will be dispersed on the 
positively charged sample. Single-crystalline homogeneous Si1-xGex nanowires are 
synthesized by using the substrates at 430 ℃. SiH4 (100 %) and GeH4 (10 % in Ar) 
gases were simultaneously introduced into a CVD reaction chamber to grow Si1-
xGex nanowires. The partial pressure of GeH4 was kept at 0.12 torr. To study the 
substrate effect, Au colloids were dispersed on various substrates as shown in Fig. 
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4.1 (a) SiO2, (b) Si(100), (c) Si(111), and (d) Ge(111). And thus all the substrates 
were transferred into the reactor to grow a SiGe nanowire under the same 
conditions. After the growth of the SiGe nanowire, all the samples were cooled 
down in a vacuum at a loading chamber. Therefore, unnecessary oxidation on a 


















Au Au Au Au
Ge (111)
Au Au Au Au
Si (100)
Au Au Au Au
Si (111)
Au Au Au Au
(a) (b) (c) (d) 
Fig. 4.1 Au colloids dispersed on various substrates before SiGe nanowire growth. 
(a) Au (20 nm) colloids on the SiO2 substrate. 
(b) Au (20 nm) colloids on the Si (100) substrate. 
(c) Au (20 nm) colloids on the Si (111) substrate. 
(d) Au (20 nm) colloids on the Ge (111) substrate. 
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4.3 Results and Discussion 
 
4.3.1 Si and Ge nanowires 
 
To compare with the SiGe nanowire, Si [32-37] and Ge [30, 38, and 39] 
nanowires were also synthesized by using an Au catalyst, as can be seen in Fig. 4.2 
and Fig. 4.3, respectively. For the Si and Ge nanowires, Au catalysts were dispersed 
on the SiO2 substrate, and thus the Si and Ge nanowire were synthesized at 450 and 
350 ℃, respectively. A partial pressure of SiH4 for the Si nanowire was kept at 12.5 
torr while the partial pressure of GeH4 was maintained at 2.0 torr. The SEM (Fig. 
4.2 and Fig. 4.3) and TEM (insets of Fig. 4.2 and Fig. 4.3) results show that the 
nanowires have an Au catalyst at the tip of each nanowire, implying that the 
nanowires were grown by the VLS mechanism and the nanowires are single-
crystalline Si and Ge. Moreover, it is found that both have a preferential growth 
direction of [111]. These results are comparable with previous reported results [30, 
32]. 
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Fig. 4.2 SEM picture of the Si nanowire grown using Au catalyst 
(Inset is the TEM picture of Au catalyst at the tip of nanowire) 
Fig. 4.3 SEM picture of the Ge nanowire grown using an Au catalyst 
(Inset is the TEM picture of the Au catalyst at the tip of the nanowire). 
Au 
Au 
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4.3.2 Si1-xGex nanowire 
SEM images of Si1-xGex nanowires grown at 400, 430, and 450 ℃ are 
compared, and significant differences in microstructure and morphology are 
observed in Fig. 4.4. The existence of a spherical Au catalyst at the tips of the 
nanowires (Fig. 4.5) indicates that Si1-xGex nanowires are grown via the VLS 
mechanism. It is also found that there was a variation in the chemical composition 
(Au, Si, and Ge) along the catalyst (Table 4.1). At the end of the catalyst (point 1 in 
Fig. 4.5), no Si or Ge is detected while Au and Si are detected (point 2 in Fig. 4.5). 
However, all the chemical elements (Au, Si, and Ge) for the SiGe nanowire were 
detected at the interface between the catalyst and the nanowire, implying that the 
nanowires were grown from the Au-Si-Ge alloy.  
Since high-resolution TEM can provide insight on the structures of these 
nanowires, TEM was carried out for the nanowire structure. As can be seen in Fig. 
4.6, high-resolution TEM images show that single-crystalline homogeneous Si1-
xGex (~ 25 nm) nanowires without a noticeable amorphous sheath layer were 
obtained at 430 ℃ (Fig. 4.6 (a)). On the other hand, growth temperatures higher 
than 450 ℃ resulted in a thick amorphous outer layer (8 ~ 10 nm) on the Si1-xGex 
core layer (Fig. 4.6 (b)), which is probably due to the uncatalyzed deposition of 
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Fig. 4.4 SEM images for the SiGe nanowire synthesized at different temperatures 
(a) 400  (b) 430  (c) 450  (scale bar: 6 ℃ ℃ ℃ ㎛ ). 
(a) At 400  ℃  
(b) At 430  ℃  
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Table 4.1 Au, Si, and Ge concentrations are detected by EDS 
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Fig. 4.6 TEM images of Si1-xGex nanowires synthesized at different temperatures; 











Chapter 4: Synthesis and Properties of Si1-xGex Nanowires 





4.3.2.1 Flow-rate effect of GeH4 
It is also observed that the amount of Ge in the Si1-xGex nanowire can be 
controlled with different flow rates of GeH4 gas without the amorphous SiGe layer 
at 430 ℃, which is confirmed by the XPS results in Fig. 4.7. The XPS detecting 
angle was 10° to detect more information from the nanowire than from the substrate. 
At the growth temperature of 430 ℃, GeH4 may not be totally decomposed, but the 
decomposed Ge can attribute to the Ge concentration in Si1-xGex nanowires rather 
than the formation of an amorphous layer on the nanowire. As a result, Ge 
concentration in the Si1-xGex nanowire is determined by the GeH4 flow rate. 





(b) grown at 450℃(a) grown at 430℃Nanowire
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Fig. 4.7 XPS Ge 2p spectra on SiGe nanowire for various flow rates of GeH4 at 
430  (detecting angle: 10°)℃  
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 SiGe nanowire (430C)
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EDS analyses at the center and edge of Si1-xGex nanowires grown at 
different temperatures are summarized in Table 4.2, and Fig. 4.8 shows that the Ge 
concentration in the Si1-xGex nanowires grown at 430 ℃ was uniform with ~15 
at. %, whereas higher concentrations of Ge (31.97 at. %) and oxygen were detected 
at the outer layer of the Si1-xGex nanowires grown at temperatures higher than 
450 ℃. This is probably because the excess decomposed Ge can attribute to the 2-
dimensional amorphous SiGe layer on the nanowire, suggesting that the process is 
under a surface-reaction-controlled regime at higher than 450 ℃. Therefore, the 
thickness of the undesirable amorphous layer on Si1-xGex nanowires will be 
increased as the growth temperature increases. As a result, growth temperature 
should be maintained below 450 ℃ to avoid the formation of an amorphous layer 
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Based on Vegard’s law, the theoretical lattice plane distance is plotted in Fig. 
4.9, and the calculated values are summarized in Table 4.3. In the case of Si1-xGex 
nanowires grown at 430 ℃, the lattice constant of the final alloy obeys Vegard’s 
law [40] (measured distance of (111) plane: 0.3150 nm) with a slight deviation. 
However, the nanowires grown at 450 ℃ have similar lattice parameters with a 
much higher Ge concentration, which means that most of the excess Ge comes from 
the amorphous SiGe layer on the nanowire. 
Fig. 4.9 Theoretical plane distance for SiGe film as the Ge concentration changes.  
























∆ : difference with Vegard's law 
∆ = a(Si1-xGex) - {a(Si)+[a(Ge)-a(Si)]*x}
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4.3.2.2 Substrate effect 
Figure 4.10 shows cross-sectional FE-SEM images of Si1-xGex nanowires 
grown at various substrates using the Au catalyst. The lengths of the Si1-xGex 
nanowires are significantly different, and the longest length of the nanowires was 
observed at the Ge (111) substrate, even though the growth conditions are all the 
same, implying that a distinctive growth mechanism of the nanowire was involved. 
As can be seen in Fig. 4.11, all the TEM pictures of Si1-xGex nanowires show a 
single crystal with a negligible amorphous layer. The growth direction was mainly 
[111]. 





















[110][111]a(Si1-xGex) Åx (atomic% Ge)
D=a/(h^2+l^2+m^2)^(1/2)Lattice constant (Å)
Lattice plane distance (Å)
Chapter 4: Synthesis and Properties of Si1-xGex Nanowires 






Fig. 4.10 SEM images of Si1-xGex nanowires grown on (a) SiO2 (b) Si (100), 
(c) Si (111), and (d) Ge (111) substrates (scale bar: 3 ㎛ ). 
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A comparison of the growth rate was plotted in Fig. 4.12, showing that the 
growth rates of Si1-xGex nanowires are obviously different. The figure shows that 
the lowest growth rate was observed at the SiGe nanowire grown on the SiO2 
substrate (0.253 ㎛/min). However, an increase of 31.2 % in the growth rate was 
Fig. 4.11 TEM images of a Si1-xGex nanowire synthesized on (a) SiO2, (b) Si (100), (c) 
Si (111), and (d) Ge (111) substrates. 
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observed (0.332 ㎛/min) when the Si (100) substrate was used instead of the SiO2 
substrate. It can be explained by the fact that the Au catalyst is exposed to both the 
vapor phase of Si from SiH4 gas and the solid phase of Si from the Si (100) 
substrate, leading to faster formation of the Au-Si alloy and a preferential point of 
nucleation on the Au catalyst at the beginning of the process step. This result 
probably provides the higher growth rate of Si1-xGex nanowires. In addition, we 
found that the orientation of the substrate also affects the growth rate of Si1-xGex 
nanowires.  
The improvement in the growth rate (0.426 ㎛/min) on Si (111) was 68.4 % 
relative to nanowires grown on the SiO2 substrate, which can be effective to 
minimize the growth time and unnecessary amorphous layer on the surface of 
nanowires because the decomposition temperature of GeH4 is low, so that a longer 
process time may cause an amorphous SiGe layer on the surface of Si1-xGex 
nanowires. Moreover, shorter growth time can minimize the diffusion of Au from 
the tip of the nanowires to along the Si1-xGex nanowires. As can be seen in Table 
4.4, the Ge (111) substrate showed the highest growth rate (0.570 ㎛/min) of the Si1-
xGex nanowires, and an improvement of 125.3 % observed. This is probably due to 
the lower bond dissociation energy for Ge-Ge, which results in the Au-Si-Ge alloy 
forming swiftly. Fig. 4.13 shows the Ge concentration in the Si1-xGex nanowires 
grown on various substrates by EDS. The lowest concentration was observed at 
both the Si (100) and (111) substrates. And the highest Ge concentration was 
obtained at the Ge (111) substrate. These results imply that the Ge concentration of 
Si1-xGex nanowire is affected by the solid phase of Ge (or Si) supplied from 
substrates. 
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Figure 4.14 shows the schematic of the possible mechanism involved in this 
experiment. For the SiO2 substrate, it is expected that no additional Si source from 
the SiO2 layer diffuses into Au due to the higher bond dissociation energy between 
Si and O (779.6 D°298/KJ mol-1) [40], with the result that only the vapor phase of Si 
and Ge would be involved to form the Au-Si-Ge alloy, and thus nanowires can be 
synthesized via the VLS mechanism only. However, the Au catalyst on the Si (100) 
substrate may have two different Si sources of both the vapor and solid phases from 
the gas (SiH4) and the substrate (Si (100)), respectively. The contact between Au 
and the Si substrate would be the starting point of the Au-Si-Ge alloy formation and 
the preferential nucleation point at the beginning of the process, resulting in the Au-
Si-Ge alloy forming in a shorter time. Since the contact point has the pure solid 
phase of Si and Au, it is expected that the concentration of Si would be at 50 % in 
binary phase diagram.  
Fig. 4.14 Schematic of the mechanism for different substrates (a) Au on SiO2 (b) Au 
on Si (100) (c) Au on Si (111) (d) Au on Ge (111). Above the Au catalyst, the main 
parameter would be the VLS mechanism whereas the solid phase and orientation of 
the substrate are the main factors below the Au catalyst. 
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The melting and diffusion of Si from the substrate begin at that point before 
the other position. At the Si (111) substrate, the growth rate is much higher than that 
of the Si1-xGex nanowire grown on Si (100). This can be explained by the fact that 
the number of Si atoms on the Si (111) plane at the unit area is larger than Si (100), 
which means that more Si can diffuse into the Au catalyst at the same area of the 
contact point between the Au catalyst and the Si substrate. The presence of Ge as a 
substrate with the (111) plane showed the highest growth rate and Ge concentration 
because it is probably due to the lower bond dissociation energy of Ge-Ge 
(264.4D°298/KJ mol-1) [41]. This result implies that lower energy is required to 
dissociate the GeH4, with the result that more Ge can diffuse into the Au catalyst 





Table 4.4 Summary of the properties for the Si1-xGex nanowire grown on various
substrates 
125.3 %68.4 %31.2 %0The improvement of growth rate(based on SiO2)
Ge(111)Si(111)Si(100)SiO2Substrates
1) VLS
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It is believed that there are three main factors (gas phase, solid phase source, 
and orientation of the substrate) in this experiment. However, the VLS mechanism 
will be the primary parameter to grow Si1-xGex nanowires, and other parameters (the 
solid phase source and orientation of the substrate) will play a role in forming the 
alloy. A detailed description is shown in Fig. 4.15. For the SiO2 substrate, only the 
gas phase of the Si and Ge source can be involved to form the Au-Si-Ge alloy on 
the Au catalyst, so that a nucleation point can be formed anywhere on the surface of 
the Au catalyst except the contact point between Au and the SiO2 layer. Thus, the 
concentration of Ge will be determined by the flow rate of the vapor phase of Si and 
Ge from SiH4 and GeH4, respectively. Forming the supersaturated point of the Au-
Si-Ge alloy time because only the vapor phase Si and Ge will react with Au, and 
thus the Si1-xGex nanowire can be grown from that point. 
In contrast, the Au catalyst on both the Si (100) and Si (111) substrates has 
an additional Si source from the substrate through the contact area. It is expected 
that the Si source will diffuse from the substrate into the Au catalyst to form Au-Si 
at the very beginning, so that there would be a variation of Si and Ge concentration 
in the Au catalyst. The melting will start rapidly at the contact point due to the 
relatively higher Si concentration, leading to the Au colloid pushing down because 
of the liquid melting alloy, which will make the contact area much wider. As a 
result, more Si source will diffuse into the Au particle to form the Au-Si alloy in the 
sequence. The melted droplet may be mainly the Au-Si alloy, and thus there will be 
three different source paths in the Au catalyst. First, the gas phase source transfer 
from gas (SiH4 and GeH4) to the surface of Au will be carried out, which will make 
the Au-Si-Ge alloy the overall surface of Au.  
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Fig. 4.15 Detailed description of each Si1-xGex nanowire on different substrates (a) 
SiO2, (b) Si (100), (c) Si (111), and (d) Ge (111) as a function of growth time (x-
axis). There are three different kinds of source transport (gas phase transfer, liquid 
phase drift, and solid phase migration). 
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Second, solid phase source migration from the substrate (Ge or Si) to the Au 
catalyst will happen, which will contribute to the formation of Au-Si (the Si (100) 
and Si (111) substrate) and the Au-Ge (Ge (111)) alloy near the contact area. Third, 
the liquid phase source will drift in between the Au-Si-Ge alloy at the surface and 
the Au-Si or Au-Ge alloy (Fig. 4.15), in which the main driving force will be the 
difference in the chemical concentration in the alloy; thus, the Ge concentration will 
be determined. As a result, the main mechanism to grow the nanowire is VLS 
because the Au catalyst was observed at the tip of the nanowire. Moreover, it is also 
supported by the result of the Si1-xGex nanowire grown on Ge (111). Through the 
contact area between the Au catalyst and Ge (111), more Ge from the Ge (111) 
substrate will diffuse into the Au catalyst to form Au-Si-Ge, providing that a higher 
Ge concentration in the Si1-xGex nanowire was obtained. And it is expected that due 
to the lower bond dissociation energy of Ge-Ge, the solid phase of Ge from Ge 
(111) substrate will start diffusion early and faster than that of Si from the Si (111) 
substrate, suggesting that a longer Si1-xGex nanowire will be synthesized. These 
results provide that when Ge (111) is used as a substrate for the Au catalyst, 
controllability of the Ge concentration in the Si1-xGex nanowire without an 
amorphous layer and a shorter process time to grow the Si1-xGex nanowire will be 
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4.4 Conclusion 
 
 In conclusion, we successfully synthesized single-crystalline homogeneous 
Si1-xGex nanowires without an amorphous outer layer at optimized process 
conditions. XPS, SEM, TEM, and EDS analysis were carried out for the properties 
of the SiGe nanowire. The results show that the SiGe nanowires are single crystals, 
and the Ge concentration can be adjusted by changing the flow rate of the GeH4 gas. 
In addition, it was found that the material and orientation of the substrate are 
important factors for changing the growth rate and concentration of Ge in the SiGe 
nanowire. By using the Ge (111) substrate, higher Ge concentration can be achieved 
without an unnecessary amorphous SiGe layer on the nanowire, implying that a 
solid-phase Ge source (Ge (111) substrate) would be more effective than an 
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Chapter 5 
 




In this chapter, we will focus on the carrier transport properties of nanowires 
grown by using the Au catalyst. As seen in the discussion of the challenges of the 
Al catalyst mentioned in chapter 2, nanowires grown by the Al catalyst are not yet 
mature enough to fabricate devices because of the amorphous layer on the surface 
of the nanowire. We have tried to fabricate devices using nanowires synthesized by 
the Al catalyst. However, no meaningful results have been achieved so far. It is 
probably due to the amorphous layer on the nanowire and the difficulty of choosing 
nanowires without an amorphous layer. Thus, the Au catalyst will be used to 
fabricate nanowire devices in this chapter. 
Before we go through the nanowire devices, the conventional carrier 
transport properties in semiconductor devices will be mentioned. The movement of 
electrons and holes caused by an electric field is described by the drift process. 
Under the low electric field, the drift velocity (Vd) of the carriers is proportional to 
the electric field strength (E), and the proportional constant is defined as the 
mobility (µ) as shown in Eq. 5-1. 
 
µ=Vd/E (Eq. 5-1) 
 
Carrier mobility in a semiconductor device is one of the most significant 
parameters, which can be used to determine the quality of the semiconductor for 
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carrier transport and the operation speed of the device. There are two kinds of 
scattering mechanisms that dominate in a semiconductor and affect carrier mobility: 
phonon or lattice scattering and ionized impurity scattering. Thus, mobility 
increases with a reduction in the temperature, which reduces phonon scattering, and 
with a reduction in the doping concentration, which reduces impurity scattering. 
When the electric fields are sufficiently large, nonlinearity in the mobility 
and saturation of drift velocity show up, which is due to the emission of optical 
phonons. For silicon, the saturation drift velocity is ~107 cm/s above the electric 
field of ~3×104 V/cm. This field corresponds to about 3 V of bias across a -㎛ 
semiconductor, which should be kept in mind while measuring electrical transport 
in nanowires. 
 
5.1.1 Bipolar Devices 
5.1.1.1 P-n junction diode 
Most planar semiconductor devices contain at least one junction between the 
p- and n-type semiconductor region. For rectifiers, amplifiers, switching circuits, 
and many other electronic circuit functions, the p-n junction diodes have been a 
very important device basis. The p-n junction diodes can be fabricated by diffusion 
of one type of dopant element such as B for p-type into the semiconductor 
crystalline substrate with the other type of dopant such as As or P for n-type, or by 
ion implantation of one type of dopant into the other type of substrate followed by 
thermal activation. In the ideal case, the interface between p- and n-type 
semiconductors is a step function, in which the doping concentration is uniform in 
each region and the change in doping at the junction is abrupt.  
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The majority carrier (electrons) in the n-region will diffuse into the p-region, 
and the majority carrier (holes) in the p-region will diffuse into the n-region. This 
forms a space charge region at the interface (Fig. 5.1 [1]). 
Under the equilibrium condition, the Fermi levels are leveled up, which 
causes band-bending and thus a built-in potential barrier (Vbi).When a positive bias 
is applied to the n-type region (reverse bias condition), the potential barrier is 
increased, and it acts to block the carrier transport. When a positive bias is applied 
to the p-region (forward bias condition), the potential barrier is lowered, which will 
allow electrons and holes to flow across the space charge region. Thus, the p-n 
junction shows the current rectification behavior. When holes (electrons) flow from 
the p (n) region into the n (p) region, they become minority carriers and are subject 
to minority carrier diffusion, drift, and recombination. Therefore, the p-n junction 
diode is a minority transport device. 
Fig. 5.1 p-n junction diode [1]
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5.1.1.2 Bipolar transistor 
Single-junction devices including p-n junction diodes are used to obtain 
rectifying and switching functions while transistors are multi-junction devices that 
are capable of current gain, voltage gain, and signal-power gain. Therefore, the 
transistors are referred to as active devices whereas the diodes are passive. The 
bipolar transistor is one of the most important transistors. 
The bipolar transistor (Fig. 5.2 [2]) has three separately doped regions 
forming two p-n junctions. It has an n-p-n or p-n-p type of structure. The three 
terminals are called the emitter (E), base (B), and collector (C). The n-p-n structure 
is used to introduce the fundamentals of the bipolar transistor. In the forward-active 
mode, the base-emitter (B-E) p-n junction is forward-biased, and the base-collector 
Fig. 5.2 Bipolar transistor [2]
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(B-C) p-n junction is reverse-biased. The electrons are injected from the emitter into 
the base to create an excess concentration of minority carriers in the base. The B-C 
is reverse-biased such that the minority carrier electron concentration at the edge of 
the B-C junction is zero. 
The large gradient in the electron concentration means that electrons 
injected from the emitter will diffuse across the base region into the B-C space 
charge region, where the electric field will sweep the electrons into the collector. To 
get as many electrons as possible to the collector, we want the width of the base to 
be small. In the first approximation, the collector current is controlled by the B-E 
voltage and is independent of the B-C voltage. That is, the current in one part of the 





5.1.2 Unipolar devices 
5.1.2.1 Schottky diode 
The Schottky diode [3, 4] is a rectifying junction at the metal-semiconductor 
interface due to the formation of the Schottky barrier. The current in a Schottky 
diode is primarily due to the majority carrier flow, and thus there are no minority 
carrier storage effects. The Schottky diodes can then switch faster than a p-n 
junction diode. A typical switching time for a Schottky diode is in the pico-second 
range, while for a p-n junction it is normally in the nano-second range. In addition, 
the effective turn-on voltage of the Schottky diode is smaller than that of the p-n 
junction diode. 
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MOSFET [3, 4, and 5] is the most important device for VLSI circuits such 
as memory and microprocessors. The conventional planar MOSFET is a four-
terminal device (source, drain, gate, and substrate). The critical parameters, such as 
doping type and concentration, of carrier mobility can be studied by the field effect 
transistor measurements [3, 4]. Fig. 5-3 gives a schematic structure of the 
conventional planar MOSFET operated in the accumulation mode, which consists 
of a heavily n-doped source and drain, a lightly p-doped substrate, and metal gate 
electrodes. The channel is not conducting without applying any gate voltage due to 
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the back-to-back p-n junction formation at the source and drain. A positive voltage 
has to be applied to accumulate the electrons at the Si-dielectrics interface and turn 
on the channel conductance. The FET is supported on an oxidized silicon substrate 
with the underlying conducting silicon used as a global back-gate electrode to vary 
the electrostatic potential of the nanowire. 
 
5.1.2.3 Schottky barrier field effect transistor (SBFET) 
SBFET [3, 4] is different from MOSFET in that SBFET has a Schottky 
barrier as a source/drain contact with a conduction channel instead of p-n diode 
back-to-back contact. The conductance change is mainly from the contact resistance 
change, due to the modulation of Schottky barrier (SB) widths or sometimes 
different SB heights by different gate voltages. SBFET has the advantages of simple 







There are two separated parts to fabricate the back-gate transistor using 
nanowires. The first part is to synthesize the nanowire itself on SiO2 film. The 
second part is to fabricate the back-gate transistor using the nanowires grown, 
which will be dispersed on the gate dielectric. Before the nanowires are dispersed, 
the gate electrode should be formed, and thus gate dielectric such as atomic layer 
deposition (ALD) HfO2 deposition is followed on the gate electrode. 
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Growth of Si or SiGe nanowires. Au colloids were dispersed on SiO2 (100 
nm) coated with poly-l-lysine, which enables the substrate to be positively charged. 
And thus the sample was replaced with a mixture of SiH4 (100 %) and H2 (100 %). 
Gate electrode and high-k gate dielectric. To improve the performance of 
the nanowire transistor, we suggested and developed the metal back-gate electrode 
for nanowire devices instead of a degenerated Si substrate. The metal back-gate 
structure used in this experiment is TaN/Ta (100 nm) / SiO2 (100 nm) / Si. The Ta 
(100 nm) metal is used as a metal gate, and thus the TaN layer is followed as a 
capping layer since pure metal (Ta) is quite a reactive material. ALD HfO2 was 
deposited on the metal back gate (TaN) as a gate dielectric, followed by PDA. 
Back-gate transistor. The main advantages for the back-gate transistor are 
simplicity and ease of fabricating a transistor using a nanowire. In addition, it 
doesn’t require post-thermal deposition of gate dielectric materials on the surface of 
the nanowire, which would maintain most of the intrinsic properties of the nanowire. 
Thus, back-gate transistors are used in this experiment. The nanowires grown were 
dispersed on the gate dielectric (ALD HfO2), and 1 ㎛ of gate length with the source 
and drain area were defined by using electron-beam lithography. 
Metal deposition for source and drain. To make a contact between the 
nanowire and the source/drain, several metals have been tested for Si/SiGe 
nanowires. Among them, Pd has shown repeatable electrical results and high yield. 
In fact, Pd has a high work function and makes good contact with p-type Si because 
of the low barrier height. In this experiment, Pd has also shown more stable 
electrical results with the intrinsic Si nanowire than with other metals. Thus, Pd was 
mainly used in this experiment as the source/drain material. Finally, the sample was 
dipped in acetone for the lift-off process. 
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5.3 Results and Discussion 
 
5.3.1 Device structure 
A one-dimensional transistor based on the top-down approach [6, 7] has 
been widely studied for improvement in performance while carbon nanotubes [8-
10] and semiconductor nanowire MOSFETs [11-13] are usually investigated using 
a back-gated device for the bottom-up approach. In addition, the study on Schottky 
barrier height [14-17] between the nanowire and the source/drain metal is also an 
important issue for nanowire devices. So far, the degenerated (highly doped: ~1021) 
Si substrate [18, 19] has been widely used as a gate electrode for the back-gate 
transistor because of its simple process and fabrication of the device. However, 
when the degenerate substrate is used, the thickness of the gate dielectric must be 
thick enough; otherwise, there will be a chance of dopant out-diffusion from the 
degenerated Si substrate to the gate dielectric. As a result, it will degrade the 
dielectric quality. To improve the device’s performance and apply a thinner high-k 
gate dielectric, a new device structure was needed. In this work, a metal back-gate 
transistor [20] was used instead of a degenerated Si substrate. 
Figure 5.4 shows the cross-sectional schematic of this MOSFET. Ta was 
sputtered on SiO2 (100 nm) as a barrier material between the back-gate metal and Si 
substrate, followed by an in-situ TaN capping layer to avoid oxidation of pure Ta. 
In addition to the lower resistance of the metal, the potential advantages of the 
metal back gate instead of the degenerated Si gate electrode are that the thin gate 
dielectric can be easily applied and no dopant out-diffusion will be generated during 
the post-thermal process such as forming gas annealing. Fig. 5.5 is the top view of 
the back-gated transistor fabricated using Si or SiGe nanowires bridging the Pd 
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source and drain electrodes separated by 1 ㎛. And Fig. 5.6 shows the whole 









Fig. 5.4 Cross-sectional schematic of the back-gated MOSFET 
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Fig. 5.5 (a) Top-view SEM picture of the fabricated Si nanowire MOSFET structure, 
and (b) the Si nanowire connected between the source and the drain on the gate 
dielectric (HfO2). Its gate length is 1 ㎛. 
(a) 
(b) 
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Fig. 5.6 Process flow for fabrication of the back-gate transistor in this experiment. 
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5.3.2 Electrical characterization of the back-gate transistor 
Our study on the electrical properties of the intrinsic Si nanowire will be 
introduced. The typical transfer and output characteristics (Vd = -0.1 V) for a single 
intrinsic Si nanowire (20 nm) device with a gate length of 1 ㎛ are shown in Figs. 
5.7 and 5.8, respectively. This device has shown p-MOSFET performance, which 
has no ambipolar phenomenon because of high work function metal (Pd) S/D 
suppression. The Ion/Ioff ratio is around ~ 104, and the sub-threshold swing is 120 
mV/dec.  








WNW = 20 nm
LGate = 1 µm







VDS = -0.1 V







VGS = -3 V
VGS = -2 V








VGS = 0 V
Fig. 5.7 Ids-Vgs transfer characteristics of the Si nanowire FET with 1㎛  gate length 
Fig. 5.8 Ids-Vds output characteristics of the Si nanowire FET with 1㎛  gate length
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Figure 5.9 (a) shows the energy band diagram for the nanowire contacted 
with the high work function metal (Pd). Where ФM is the metal work function, Ef is 
the Fermi level of Si, Ev is the valence band of the Si nanowire, and Vbi is the built-
in potential. When a semiconductor (the intrinsic Si nanowire) contacts with a metal 
(Pd) and thermal equilibrium is reached, the Fermi levels line up as shown in Fig. 
5.9 (a). Since a work function difference exists between the Si nanowire and the 
Vds < 0 
Vgs < 0 
p-type metal 
Source Region
Vds < 0 
Vgs > 0 
p-type metal 
Drain Region 








Fig. 5.9 Energy band diagram between the intrinsic Si nanowire and the Pd metal 
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metal (Pd has a high work function of ~ 5.12 eV, and the valence band of Si is 5.17 
eV), band bending down will happen when no bias voltage is applied. As a result, 
no hole and electron current flow will occur between the Si nanowire and the metal 
at equilibrium status. However, when negative gate bias is applied with negative 
drain bias, the barrier width at the contact between the source and the nanowire 
becomes very thin, resulting in hole carrier transportation from the source side to 
the drain, as shown in Fig. 5.9 (b). On the contrary, when positive gate bias is 
applied under the negative drain bias, no current happens, as shown in Fig 5.9 (c). It 
is probably due to the fact that the barrier height becomes too thick to overcome. 
For the SiGe nanowire, Figs. 5.10 and 5.11 show the transfer and output 
characteristics (Vd = -0.1 V) of an intrinsic nanowire device with a gate length of 
1 ㎛. It exhibits the typical behavior of p-MOSFET performance [21], which has 
also no ambipolar phenomenon probably due to the work function difference 
Fig. 5.10 Ids-Vgs transfer characteristics of SiGe nanowire FET with 1㎛  gate length  
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between the Si nanowire and the metal (Pd) S/D. And the Ion/Ioff ratio is shown to be 
around ~ 104. 
 
Figures 5.12 and 5.13 show the transfer and output performance of the back-
gated Si1-xGex nanowire MOSFET integrated with the ALD HfO2 and the TaN/Ta 
gate. Well-behaved p-MOS Ids–Vgs transfer (Fig. 5.12) and Ids-Vds output (Fig. 5.13) 
characteristics were achieved from the phosphorus-doped Si1-xGex nanowire (~ 20 
nm) MOSFET, exhibiting an enhancement mode operation. The ratio of the on-
current to the off-current of Ion/Ioff ~ 104, sub-threshold swing of ~136 mV/dec and 
small hysteresis of 90 mV, implying a high-quality interface with small charge traps, 
were achieved by using the plasma phosphorus doped Si1-xGex nanowire. The 
measured leakage current through the back-gate electrode to the source/drain 
Fig. 5.11 Ids-Vds output characteristics of the SiGe nanowire FET with 1㎛  gate 
length 
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electrodes was less than 10-11 A, indicating no leakage current was included in the 
measured Ids. 
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Fig. 5.12 Ids-Vgs transfer characteristics for the plasma PH3 doped Si1-xGex back 
gate transistor with the ALD HfO2 gate dielectric (at |Vd|= 0.1 V)















Fig. 5.13 Ids-Vds output characteristics for the plasma PH3 doped Si1-xGex back-gate 
transistor with the ALD HfO2 gate dielectric (the range of Vg is 0 to -1 V with step 













Vg=0 ~ -1V(0.2V steps)
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5.3.3 FGA effect for device performance 
Forming gas anneal (FGA) is necessary for improving contact resistance 
between the nanowire and the source/drain metal. During FGA, silicidation will be 
formed at the contact point. However, we found that FGA will cause Pd out-
diffusion to the nanowire, resulting in a reduction of effective gate length. Fig. 5.14 
shows that volume expansion of the nanowire was observed on the nanowire near 
the contact point after FGA. This can happens on both side of the source/drain as 
shown in Fig. 5.15. It means that the excess Pd diffused out to form Pd silicidation 
on the nanowire since there is a non-balance of silicon and Pd on the contact point. 
According to this result, it is expected that the FGA time should be short and the 
temperature also should be low enough to avoid this phenomenon. Otherwise, this 
will affect the reduction of the effective channel length for the nanowire device. 
 
Fig. 5.14 Tilted-view SEM image for Pd silicidation of the Si nanowire 
connected with the source region after FGA. 
Pd diffusion 
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Figure 5.16 shows the Id-Vg characteristics of the long-channel MOSFET 
before and after forming gas anneal (300oC, 4 min), and the results are summarized 
in Table 5.1. A slightly higher drain current was observed after annealing. However, 
for a short-channel (< 100 nm) MOSFET, the complete loss of gate controllability 
was observed after the annealing process. These results may be explained by the 
metal diffusion into the channel during annealing. As a result, the whole channel is 
completely turned into Pd silicidation and acts as a conductor. As can be seen in Fig. 
5.15, the silicidation length of the nanowire is more than 50 nm along the channel, 
so that no real semiconducting nanowire channel will remain after FGA for the 
short-channel device (< 100 nm).  
 
Fig. 5.15 Top-view SEM image for Pd silicidation of the Si nanowire 
connected with both the source and the drain region after FGA. 
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Nanowire structures have an extremely large surface/interface-to-volume 
ratio, and the surface/interface is extremely important in determining the whole 
Fig. 5.16 Id-Vg characterization for the back-gate transistor using 
the Si nanowire with 1㎛gate length. 

















Table 5.1 Summary of the FGA effect for the back-gate nanowire device 
with 1㎛  of gate length 
126 mV/dec 133 mV/dec S.S. 
0.08 μS 0.03 μS GM 
~105> 104Ion/Ioff 
72 nA 28 nA Ion 
After FGA Before FGA  
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device properties. The surface/interface on the nanowire device has many defect 
states, which can trap transport carriers or cause local variations of the electrostatic 
potential to form barriers for carrier transport. These may degrade device 
performance such as carrier mobility. In addition, the dynamic adsorption and 
desorption of ambient molecules can cause an unpredictable shift and fluctuation in 
device properties. The extreme sensitivity of the device properties on the surfaces 
requires us to have a good passivation layer and provides the opportunity to tune 
device properties using the surface. In the case of the SiGe nanowire, the 
passivation layer should be considered more than the silicon nanowire since there 
are dangling bonds of Ge on the surface of the nanowire. The exposed Ge dangling 
bonds have a higher chance of having oxygen to partially form unstable GeO2 on 
the SiGe nanowire. This may also degrade the quality of the surface and the 
interface. 
As the surface passivation of the SiGe nanowire, a plasma PH3 method was 
used just after the growth of the nanowire. The plasma PH3 technique has been 
reported [22] for the passivation method of the Ge substrate before gate dielectric 
deposition. In this experiment, RF power is minimized to have very thin surface 
passivation. To compare the effect of passivation, a back-gate Si1-xGex nanowire 
transistor was fabricated by using an ALD HfO2 gate dielectric and metal gate as 
mentioned above. As a source/drain metal, Pd was deposited on the intrinsic 
nanowire and PH3 passivated the Si1-xGex nanowire, respectively. As shown in Fig. 
5.17, both exhibit p-MOS operation, and the Ion/Ioff ratio and sub-threshold swing 
for both intrinsic and PH3 passivated Si1-xGex nanowire transistors are 104 and 106, 
136 and 125 mV/dec, respectively. It is found that the PH3-passivated Si1-xGex 
transistor showed better electrical characteristics. 
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In conclusion, we demonstrated that a metal back-gate transistor using Si 
and SiGe nanowires was successfully fabricated with a high-k gate dielectric (~ 5 
nm of ALD HfO2) layer and Pd as the source/drain metal. It is found that FGA can 
improve the contact between the nanowire and the source/drain metal, but FGA also 
causes volume expansion of the nanowire, resulting in an uncontrollable reduction 
of the effective gate length. To solve this issue, lower temperature and shorter FGA 
time should be carried out. In addition, we found that the intrinsic Si and SiGe 
Fig. 5.17 Id-Vg characteristics for the intrinsic and PH3 passivated Si1-xGex 
nanowire MOSFET. 
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nanowire transistor operated in p-MOS behavior, and PH3 surface passivation on 
the SiGe nanowire can improve the device’s performance. Fabricated phosphorus-
doped Si1-xGex nanowire MOSFET integrated with ALD HfO2 also demonstrated an 
enhancement mode p-MOS operation with an Ion/Ioff ~ 104, sub-threshold swing of 
136 mV/dec and small hysteresis of 90 mV.  
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Chapter 6: Conclusion 






First of all, nanotechnology was reviewed in chapter 1. The definition of 
nanotechnology and the low-dimensional nanowire building block were introduced, 
including the VLS mechanism of nanowire growth. Secondly, a Si nanowire using a 
CMOS-compatible Al catalyst has been demonstrated for the first time, and the 
properties of the Si nanowire were studied using SEM, TEM, and AES analysis in 
chapter 2. The results show that there is a minimum thickness of Al to be a catalyst 
to grow Si nanowires, and it is also found that surface oxidation of Al affects 
nanowire growth. In addition, the Al catalyst can be selectively removed by using 
chemical etchants such as DHF. As a result, a metal-free Si nanowire can be 
obtained. We strongly expect that the Al catalyst would be the potential candidate 
to exchange a Au catalyst for future nanoelectronics and the Al catalyst will 
contribute to the fabrication of fully CMOS-compatible nanowire devices. 
In chapter 3, several doping methods for nanowires were introduced and 
compared. It was found that a co-flow doping method shows poor doping 
controllability and generates unexpected surface morphology problems such as 
cone-shape nanowires, which are caused by the distorted VLS mechanism. To 
overcome this problem and improve doping controllability, post-synthesis plasma 
doping was suggested and described. It is expected that co-flow doping is not a 
suitable doping method for nanowires because it disturbs the synthesis of nanowires 
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while post-synthesis plasma doping shows excellent doping controllability and no 
significant change in surface morphology. 
In chapter 4, single-crystalline SiGe nanowires using the Au catalyst were 
presented. The properties of SiGe nanowires themselves were studied, and it was 
found that both the material and orientation of the substrate affect Ge concentration 
and the growth rate, respectively. In case of SiGe nanowires grown on the Ge (111) 
substrate, the highest growth rate and Ge concentration of SiGe nanowires were 
detected without an amorphous SiGe layer on the nanowires, implying that Ge 
concentration can be adjustable by using the Ge (111) substrate without an increase 
in the gas phase Ge source (GeH4). As a result, the unnecessary amorphous SiGe 
layer can be suppressed on the SiGe nanowire. In chapter 5, an integrated back-gate 
transistor with high-k gate dielectric was demonstrated using Si and SiGe nanowires. 
In addition, a metal was used as a back-gate electrode instead of degenerated Si in 
this experiment. This metal back-gate transistor was the first demonstration in 
fabricating a back-gate transistor with nanowires. Since a thinner gate dielectric can 




In this thesis, many promising results have been introduced and developed. 
However, there are some issues to be understood and solved for improvement and 
possible implementation of nanowire MOSFETs in the future. For the Al catalyst, 
the issue is how to avoid the formation of an amorphous layer on a Si nanowire. 
Second is how to make a good contact between the nanowire and the metal 
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source/drain for a short-channel device. Several possible research directions in this 
area are recommended as follows. 
Regarding the Al catalyst, as mentioned in this thesis, we have 
successfully synthesized a Si nanowire using a CMOS-compatible Al catalyst, and 
the properties of nanowire structure were confirmed by SEM, AES, and TEM. 
However, the feasibility of the electrical properties has not been confirmed yet. 
There are several possible reasons to be considered. First of all, most of the 
nanowires grown by using the Al catalyst have an amorphous layer on the surface 
of the nanowire since the growth temperature is as high as 550  with ℃ a relatively 
high partial pressure of SiH4 (12.5 torr), in which the 2-dimensional amorphous Si 
layer can be simultaneously deposited during nanowire growth. As a result, this 
amorphous layer may degrade the contact between the nanowire and the metal 
source/drain, leading to serious degradation for the electrical performance and no 
gate controllability. 
The other is that although the Si nanowire has an amorphous layer on the 
surface of the nanowire, there is a small diameter range of Si nanowires with a 
negligible amorphous layer. However, the small diameter (10~20 nm) range of the 
Si nanowire is quite low for the Al catalyst, so that it is very hard to select it among 
many nanowires dispersed on the gate dielectric. To overcome these problems, the 
most important key point is how to achieve a lower process temperature. This 
means that the Al catalyst should be kept at a low temperature, in which SiH4 gas 
cannot be decomposed to avoid the formation of an amorphous layer. To make this 
condition, a remote plasma system may be very effective to decompose and activate 
the SiH4 gas away from the CVD reactor, and thus decomposed Si would be feeding 
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in the CVD reactor under the low temperature. As a result, the Al catalyst may 
absorb the Si source to form an Al-Si alloy for nucleation at a low temperature. 
To make a good contact between the nanowire and the metal source/drain 
in a short-channel device, the main point is how to avoid silicidation along the 
nanowire, causing an uncontrollable reduction and electrical short in channel length. 
The main cause is a huge difference in the metal and Si source between the Si 
nanowire and the metal source/drain at the contact point. Since the metal is excess, 
silicidation will be formed along the nanowire after gas annealing. To solve this 
problem, we recommend a sacrificed Si layer between the nanowire and the metal 
source/drain. The sacrificed Si layer should be deposited before the metal 
source/drain, with the result that the Si will be consumed from the sacrificed Si 
layer instead of the Si nanowire. As a result, no extended silicidation along the 
nanowire can be formed. 
 
List of Publications 
 
 - 128 - 
APPENDIX – List of Publications 
 
Journal Papers 
1. W. F. Yang, Sungjoo Lee, S. J. Whang, and D. L. Kwong, “ Electrical transport of 
bottom-up grown single-crystal Si1-xGex nanowire” , Nanotechnology, v 19, n 22, 2008, p. 
225203                         
2. S. J. Whang, S. J. Lee, W. F. Yang, B. J. Cho, D. L. Kwong, “ Study on the synthesis of 
high quality single crystalline Si1-xGex nanowire and its transport properties” , Applied 
Physics Letters, v 91, 2007, p 072105. 
3. S. J. Whang, S. J. Lee, W. F. Yang, B. J. Cho, Y. F. Liew, D. Z. Chi, D. L. Kwong, “ B-
doping of vapor-liquid-solid grown Au-catalyzed and Al-catalyzed Si nanowires: effects 
of B2H6 gas during Si nanowires growth and B-doping by post-synthesis in-situ plasma 
process” , Nanotechnology, v 18, n 27, p 275302, 2007 
4. S. J. Whang, S. J. Lee, W. F. Yang, B. J. Cho, Y. F. Liew, K. Li, L. K. Bera, C. H. Tung, 
D. L. Kwong, “ CMOS compatible Al-catalyzed Silicon Nanowires: growth and the 
effects of surface oxidation of Al seeding layer”  Electrochemical and Solid-State Letters, 
v10, n6, 2007, pp. E11-E13, Virtual Journal of Nanoscale Science & Technology vol. 
15, n13, 2007 
5. F. Gao, S. J. Lee, R. Li, S. J. Whang, B. J. Cho, S. Balakumar, C. H. Tung, D. Z. Chi, D. 
L. Kwong, “ SiGe on insulator MOSFET integrated with Schottky source/drain and 
HfO2/TaN gate stack”  Electrochemical and Solid-State Letters, v9, n7, July, 2006, p 
G222-G224 
6. S. Y. Zhu, H. Y. Yu, J. D. Chen, S. J. Whang, J. H. Chen, C. Shen, C. X. Zhu, S. J. Lee, 
M. F. Li, D. S. H. Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin, D. L. Kwong, 
“ Low temperature MOSFET technology with Schottky barrier source/drain, high-K gate 
dielectric and metal gate electrode”  Solid-State Electronics, v 48, n 10-11, Oct.-Nov. 
2004, p 1987-92  
7. N. Wu, Q. C. Zhang, C. X. Zhu, C. C. Yeo, S. J. Whang, D. S. H. Chan, M. F. Li, B. J. 
Cho, A. Chin, D. L. Kwong, A. Y. Du, C. H. Tung, N. Balasubramanian, “ Effect of 
surface NH3 anneal on the physical and electrical properties of HfO2 films on Ge 
substrate” , Applied Physics Letters, v 84, n 19, May 10, 2004, p 3741-3743 
List of Publications 
 - 129 - 
8. S.Y.Zhu, H.Y.Yu, S. J. Whang, J.H.Chen, C.Shen, C. X. Zhu, S. J. Lee, M.F.Li, D. S. H. 
Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin, D. L. Kwong, “ Schottky-barrier 
S/D MOSFETs with high-k gate dielectrics and metal-gate electrode” , IEEE Electron 
Device Letters, v 25, n 5, May 2004, p 268-70  
9. M. S. Joo, B. J. Cho, C. C. Yeo, D. S. H. Chan, S. J. Whang, S. Mathew, L. K. Bera, K. 
L. Kwong, N. Balasubramanian, “Formation of Hafnium-Aluminium-Oxide Gate 
Dielectric Using Single Cocktail Liquid Source in MOCVD Process” The IEEE 
transactions on Electron Devices, 2003 
10. C. C. Yeo, B. J. Cho, M. S. Joo, S. J. Whang, D. L. Kwong, L. K. Bera, S. Mathew, N. 
Balasubramanian, “ Improvement of electrical properties of MOCVD HfO2 by multi-
















List of Publications 
 - 130 - 
Conference Papers 
1. W.F. Yang, S.J. Lee, S.J. Whang, S.Y. Lim. B.J. Cho, D.L. Kwong “High quality Si1-
XGeX nanowire and its application to MOSFET integrated with HfO2/TaN/Ta gate stack” 
The Solid State Devices and Materials (SSDM), The Japan Society of Applied Physics, 
Japan, Sept. 2007 
2. S. J. Whang, S. J. Lee, W. F. Yang, B. J. Cho, Y. F. Liew “ Synthesis and transistor 
performances of high quality single crystalline VLS grown Si1-xGex nanowire”  IEEE-
nano 2007 
3. S. J. Whang, S. J. Lee, W. F. Yang, H. C. Zhu, B. J. Cho, Y. F. Liew “ Substrate 
dependence of growth of single crystalline Si1-xGex nanowires and performance of 
MOSFET”  Electrochemical Society (ECS) 211th meeting, 2007 
4. W. F. Yang, S. J. Whang, S. J. Lee, H. C. Zhu, B. J. Cho “ Fabrication and 
characterization of 65nm gate length p-MOSFET integrated with bottom up grown Si 
nanowire”  Electrochemical Society (ECS) 211th meeting, 2007 
5. S. J. Whang, S. J. Lee, W. F. Yang, H. C. Zhu, H. L. Gu, B. J. Cho, Y. F. Liew”  Doping 
of Al-catalyzed vapor-liquid-solid grown Si nanowires” , Materials Research Society 
(MRS) Spring meeting, 2007 
6. S. J. Whang, S. J. Lee, W. F. Yang, H. C. Zhu, H. L. Gu, B. J. Cho, Y. F. Liew”  
Synthesis and transport properties of vapor-liquid-solid grown Si1-xGex nanowire” , 
Materials Research Society (MRS) Spring meeting, 2007 
7. W. F. Yang, S. J. Whang, S. J. Lee, H. C. Zhu, H. L. Gu, B. J. Cho “ Schottky-Barrier Si 
Nanowire MOSFET: Effects of Souce/Drain Metals and Gate Dielectrics” , Materials 
Research Society (MRS) Spring meeting, 2007 
8. Fei Gao, S. J. Lee, Rui Li, S. J. Whang, S. Balakumar, D. Z. Chi, Chia Ching Kean, S. 
Vicknesh, C. H. Tung, and D. L. Kwong “ GaAs p- and n-MOS devices integrated with 
novel passivation (plasma nitridation and AlN-surface passivation) techniques and ALD-
HfO2/TaN gate stack”  IEEE International Electron Devices Meeting (IEDM), 2006 
List of Publications 
 - 131 - 
9. S. J. Whang, S. J. Lee, W. Yang, B. J. Cho, Y. F. Liew, K. Li, L. K. Bera, C. H. Tung, D. 
L. Kwong “ High quality single crystal Al-catalyzed Si nanowire”  Electrochemical 
Society (ECS) 210th meeting, 2006 
10. S. J. Whang, S.J. Lee, F. Gao, N. Wu, C.X. Zhu, J. S. Pan, L. J. Tang, and D.L. Kwong 
“ Germanium p- & n-MOSFETs fabricated with novel surface passivation (plasma-PH3 
and AlN) andHfO2/TaN gate stack”  IEEE International Electron Devices Meeting 
(IEDM), 2004 (50th Annual Meeting), 2004, p 307-310 
11. S. Y. Zhu, Jingde Chen, H.Y.Yu, S. J. Whang, J.H.Chen, C.Shen, M.F.Li, S.J.Lee, 
C.X.Zhu, A.Du, Jagar Singh, Albert Chin, D.L.Kwong, “ Schottky s/d MOSFETs with 
high-k gate dielectrics and metal gate electrodes“ , ICSICT, v 1, 2004 7th International 
Conference on Solid-State and Integrated Circuits Technology Proceedings, ICSICT 2004, 
2004, p 53-56 
12. S.Y.Zhu, H.Y.Yu, S. J. Whang, J.H.Chen, C.Shen, C. X. Zhu, S. J. Lee, M.F.Li, D. S. H. 
Chan, W. J. Yoo, A. Du, C. H. Tung, J. Singh, A. Chin, D. L. Kwong, “ Low temperature 
MOSFET technology with Schottky barrier source/drain, high-K gate dielectric and metal 
gate electrode”  2003 International Semiconductor Device Research Symposium (IEEE 
Cat. No.03EX741), 2003, p 254-5 
13. H.Y. Yu, J.F. Kang, J.D. Chen, C. Ren, Y.T. Hou, S. J. Whang, M.-F. Li, D.S.H. Chan, 
K.L. Bera, C.H. Tung,  A. Du, D.-L. Kwong, “ Thermally Robust High Quality 
HfN/HfO2 Gate Stack for Advanced CMOS Devices”  Technical Digest - International 
Electron Devices Meeting (IEDM), 2003, p 99-102 
14. C. C. Yeo, B. J. Cho, M. S. Joo, S. J. Whang, D. L. Kwong, L. K. Bera, S. Mathew, and 
N. Balasubramanian, “ Improving electrical properties of CVD HfO2 by multi-step 
deposition and annealing in a gate cluster tool”  The Solid State Devices and Materials 
(SSDM), The Japan Society of Applied Physics, Japan, Sept. 2003 
15. M. S. Joo, B. J. Cho, C. C. Yeo, S. J. Whang, S. Matthew , L. K. Bera, N. 
Balasubramanian, D.-L. Kwong, “ MOCVD HfAlxOy gate dielectrics deposited using 
single cocktail liquid source”  The Solid State Devices and Materials (SSDM), The Japan 
Society of Applied Physics, Japan, Sept. 2003. 
16. C. C. Yeo, M. S. Joo, B. J. Cho, S. J. Whang, D. L. Kwong, L. K. Bera, S. Mathew, N. 
Balasubramanian, “ MOCVD HfO2 gate dielectric deposited by liquid delivery system 
List of Publications 
 - 132 - 
and bubbler system using multi-step deposition technique”  The International Conference 
on Materials for Advanced Technologies (ICMAT), Singapore, 2003 
17. M. S. Joo, B. J. Cho, C. C. Yeo, Y. L. Ching, W. Y. Loh, S. J. Whang, S. Mathew, L. K. 
Bera, N. Bala, and D. L. Kwong, “Physical and electrical properties of MOCVD HfAlxOy 
gate dielectric and their composition ratio dependence”, The  International Conference on 
Materials for Advanced Technologies (ICMAT), Singapore, 2003 
